© 2006-2015 Asian Research Publishing Network (ARPN). All rights reserved.



www.arpnjournals.com

PARITY BASED FAULT DETECTION TECHNIQUES FOR S-BOX/ INV S-BOX ADVANCED ENCRYPTION SYSTEM

Nabihah Ahmad

Department of Electronic Engineering, Faculty of Electrical and Electronic Engineering, Universiti Tun Hussein Onn Malaysia, Parit Raja, Batu Pahat, Johor, Malaysia

E-Mail: nabihah@uthm.edu.my

ABSTRACT

Concurrent fault detection plays a vital role in hardware implementation in order to prevent losing the original message This paper explores the new low-cost fault detection scheme for the S-box/ InvS-box of AES using a parity prediction technique. The predicted block was divided into seven blocks, to compare between the actual parity output and the predicted parity output results in the error indication flag for the corresponding block. The predicted blocks were developed with formulations compatible with the new S-box/ InvS-box simulated using 130nm CMOS technology, in Mentor Graphic environment. This proposed fault detection has achieved the total error coverage of about 99%. The total area implementation for the fault detection predicted parity block of the S-box/ InvS-box required 49 XORs, six XNORs, nine ANDs, one inverter, two ORs and one NAND gate. The proposed fault detection has the low hardware complexities which lead to a low cost and low power design.

Keywords: S-box/ InvS-box, AES, fault detection, parity detection.

INTRODUCTION

Different countermeasures against fault attacks in Advanced Encryption System (AES) have been developed (Yen and Wu, 2006) and (Jemima Anlet, 2012). A fault detection scheme is chosen not only based on the reliability and capability of the scheme, but also on the optimal hardware complexity and critical path delay. There are various techniques for fault detection of the AES hardware implementation. The first technique is based on various forms of redundancy, either time or hardware, using the decryption module to decrypt the encrypted data and then comparing the result with the original plaintext, as proposed in (Yen and Wu, 2006) and (Karri et al. 2002). This technique has the drawback of large area, power and delay overheads is used where algorithm-level. operation-level and round-level fault detection for the AES are applied. In (Bertoni et al. 2003), fault detection is presented using look-up table (LUT) implementation, which requires more memory cells to generate the predicted parity bit.

Error detection code (EDC) is another fault detection technique which makes use of a comparison between the predicted parity outputs of a block from the input data, with the actual parity from computation of the output data of the block. This technique offers an efficient and low area hardware with high fault detection. Parity code error detection is a well-known EDC with a number of parity bits capable of detecting all single bit errors and multiple bit errors, with an odd number of errors. The output parity bits of each transformation are predicted from the inputs using the prediction boxes and compared with the actual parities using the actual block.

The only non-linear transformation in AES is the S-box, so most of the EDC methods apply on it. A concurrent fault detection scheme proposed in (Bousselam *et al.* 2010), applies to the joint S-box and inverse S-box. Concurrent error detection uses a double parity bit for each

S-box in (Mozaffari and Arash, 2006) one parity bit for the input byte, and one parity bit for the output byte, then both parities are compared to check the correctness of the Sbox. In (Di Natale et al. 2007), (Satoh et al. 2008) and (Mozaffari and Arash, 2011), the composite fields of the S-box/InvS-box are divided into sub-blocks and parity predictions. The composite field S-box in (Di Natale et al. 2007) is divided into five partition blocks, and the predicted parity bit of each block is compared with the actual parity to obtain the error indication flag of the corresponding block. Double parity bit method have been enhanced as proposed in (Mozaffari and Arash, 2007), by combining the designs in (Mozaffari and Arash, 2006) and (Bousselam et al. 2010). The predicted input parity bit is compared with the actual input parity of each S-box, and the indication error flag is obtained by OR-ing the 16 indication flags from each S-box. They also modified the double parity bit method in (Bertoni et al. 2003), by adding detection logic after ShiftRows transformation, in order to detect the error within the S-box and ShiftRows transformation.

This paper explores the new low-cost fault detection scheme for the S-box/ InvS-box of AES using a parity prediction based method, by enhancing the scheme in (Di Natale *et al.* 2007) for better protection. The S-box/ InvS-box architecture is developed using a composite field algorithm to achieve low area hardware.

NEW FAULT DETECTION SCHEME FOR AES S-BOX/INVS-BOX ARCHITECTURE

AES S-box/ InvS-box architecture

The proposed fault detection is presented using the new low-power and low-area S-box/ InvS-box architecture based on a compact composite field, using a polynomial basis. The transformation of the S-box uses an irreducible polynomial of $p(x) = x^8 + x^4 + x^3 + x + 1$ to

© 2006-2015 Asian Research Publishing Network (ARPN). All rights reserved.



www.arpnjournals.com

construct the binary field, GF(2⁸). It consists of multiplicative inversion, followed by an affine transformation.

This new S-box/ InvS-box merges the sub-component of the typical multiplicative inverse, using a circuit minimisation technique to optimise and reduce the hardware complexity of the circuit consists of Stage 1, the inversion and the combination of multiplication in $GF(2^4)$. Stage 1 includes a logic optimisation of multiplication in $GF(2^4)$, multiplication with constant, squaring in $GF(2^4)$, and addition included in one circuit. CombineXAXB is minimised for multiplication in $GF(2^4)$ after multiplicative inversion in $GF(2^4)$. The implementation of differential blocks and predicted parities are obtained by using the best choice of $\varphi = \{10\}_2$ and $\lambda = \{1000\}_2$ to obtain the low area and critical path delay. The new architecture as shown in Figure-1 reduces the gate count compared to a typical circuit using typical composite field architecture.




Figure-1. New S-box/ InvS-box architecture.

New proposed fault detection scheme architecture

The fault detection scheme has been developed by comparing the actual parity output, and predicted parity output results in the error indication flag for the corresponding block. The architecture of S-box and inverse S-box have been divided into seven blocks that cover each sub-structure inside it, with seven predicted parities. Seven error indication flags are observed, and for zero error computation, the output of flags should be zero when compared with the actual parities. The predicted parity is obtained using the input of each block, while the actual parity is obtained from the output of each block. XOR gate implementation is utilized to compare the two parity outputs and to obtain the fault indication flag. We optimized the logic area complexity for each of the predicted parity units, to cover all faults, in every output of the S-box/ InvS-box. Each block of the S-Box is modified in order to detect all single faults leading to an odd number of errors in the output.

Figure-2 illustrates the block diagram of the proposed parity prediction fault detection blocks, for the composite field S-box and InvS-box. Blocks 1 and 6 cover the fault detection for isomorphic and inverse isomorphic, while blocks 2 and 7 consist of affine and inverse affine predicted parity. Blocks 3, 4 and 5 were developed to

implement the fault detection for multiplicative inversion transformation, consisting of Stage 1, inversion in GF(2⁴), and multiplication in GF(2⁴) (CombineXAXB).

Figure-2. Proposed parity prediction fault detection blocks for the composite field S-box and InvS-box.

Sub-block of fault detection scheme

a) Blocks 1 and 6: Predicted parity of isomorphic and inverse isomorphic mapping

Blocks 1 and 6 represent the isomorphic and inverse isomorphic mapping based on $\varphi = \{10\}2$ and $\lambda = \{1000\}2$, for the best optimum logic implementation to obtain the low area and critical path delay.

Lemma 1: Let $\varsigma = \{\varsigma_{7}\varsigma_{6}\varsigma_{5}\varsigma_{4}\varsigma_{3}\varsigma_{2}\varsigma_{1}\varsigma_{0}\}$ be the input of isomorphic mapping in GF(2⁴) and $\Gamma = \{\Gamma_{7}\Gamma_{6}\Gamma_{5}\Gamma_{4}\Gamma_{3}\Gamma_{2}\Gamma_{1}\Gamma_{0}\}$ be the input of predicted parities of isomorphic mapping. The derivation for the predicted parities of block 1, ρ_{iso} is as follows:

$$\rho_{iso} = \varsigma_0 + \varsigma_1 + \varsigma_2 + \varsigma_5 \tag{1}$$

The total number of XOR gates needed for implementation of block 1, ρ_{tso} in the S-Box/ InvS-box is three XOR gates illustrated in Figure-3.




Figure-3. Predicted parity of isomorphic mapping.

Lemma 2: Let $\Lambda = \{\Lambda_7 \Lambda_6 \Lambda_5 \Lambda_4 \Lambda_3 \Lambda_2 \Lambda_1 \Lambda_0\}$ be the input of inverse isomorphic mapping in GF(2⁴), and $\Gamma' = \{\Gamma'_7 \Gamma'_6 \Gamma'_5 \Gamma'_4 \Gamma'_3 \Gamma'_2 \Gamma'_1 \Gamma'_0\}$ be the input of the predicted parity of inverse isomorphic mapping.

The predicted parity of block 6, provide is obtained as follows:




Figure-4. Predicted parity of inverse isomorphic mapping.

© 2006-2015 Asian Research Publishing Network (ARPN). All rights reserved.



www.arpnjournals.com

Figure-4 shows the hardware implementation complexity for the predicted parities of block 6, provided consists of three XOR gates.

b) Block 3: Parity stage 1

Block 3 of the S-Box/InvS-box implements Stage 1 architecture, which consists of multiplication in $GF(2^4)$, multiplication with lambda, squaring in $GF(2^4)$ and a modulo-2 addition process based on composite field arithmetic.

The predicted parity of block 3, P_{stage1} as follows:

Lemma 3: Let the input of Stage 1 be $w = \{w_3 \ w_2 \ w_1 \ w_0\}_2$ and $q = \{q_3 \ q_2 \ q_1 \ q_0\}_2$, while $\gamma = \{\gamma_3 \ \gamma_2 \ \gamma_1 \ \gamma_0\}_2$ is the input of the predicted parity of Stage 1. The predicted parity of block 3, ρ_{stage1} as follows:

$$\rho_{stage1} = (w_0 \cup (q_0 + q_1 + q_2 + q_3)) + w_1(q_0 + q_2) + w_2(q_0 + q_1 + q_3) + w_3(q_0 + q_2 + \overline{q_3})$$
(3)

where !! represents the OR operation.

The hardware implementation of the predicted parity for block 3 requires seven XOR gates, three AND gates, one OR gate, and one inverter gate, as shown in Figure-5.




Figure-5. Predicted parity for stage 1 implementation.

c) Block 4: Parity inversion

Lemma 4: Let the input of the inversion in GF(2⁴) be $\gamma = \{\gamma_3 \ \gamma_2 \ \gamma_1 \ \gamma_0\}_2$ and $\theta = \{\theta_3 \ \theta_2 \ \theta_1 \ \theta_0\}_2$ is the input for the predicted parity of the inversion. The derivations of the predicted parity inversion, $\rho_{inversion}$ are obtained as follows:

$$\rho_{inversion} = \gamma_0 (\overline{\gamma_2 \overline{\gamma_1}}) + \gamma_3 (\gamma_0 + \gamma_1)$$
(4)




Figure-6. Predicted parity for inversion in GF(2⁴) implementation.

Figure-6 illustrates the hardware implementation for the predicted parity of inversion, which utilizes two XOR gates, two AND gates, one NAND gate and one inverter.

d) Block 5: Parity CombineXAXB

Block 5 consists of two multiplications in GF(2⁴), after the multiplicative inverse of nibble in GF(2⁴). The architecture is optimised using a Boolean simplification technique in order to achieve a low gate count.

Lemma 5: Let $\theta = \{\theta_3 \ \theta_2 \ \theta_1 \ \theta_0\}_2$, $m = \{m_3 \ m_2 \ m_1 \ m_0\}_2$ and $q = \{q_3 \ q_2 \ q_1 \ q_0\}_2$ be the input of CombineXAXB, while $\Lambda = \{\Lambda_7 \ \Lambda_6 \ \Lambda_5 \ \Lambda_4 \ \Lambda_3 \ \Lambda_2 \ \Lambda_1 \ \Lambda_0\}_2$ is the input for the predicted parity of CombineXAXB. The derivation of the the predicted parity is:

$$\begin{split} \rho_{\mathit{CAB}} &= (\Psi + \theta_3)(q_3 + m_3) + (\pounds + \theta_0)(q_2 + m_2) + \\ &\quad \Psi (q_1 + m_1) + \mathop{\in} (q_0 + m_0) \end{split} \tag{5}$$

where
$$\Psi = \theta_2 + \theta_0$$
, $E = \theta_1 + \theta_3$ and $E = \Psi + E$




Figure7. Predicted parity of CombineXAXB implementation.

The number of gates required for implementing the predicted parity of block 5, ρ _CAB is 15 XOR gates and four AND gates, as shown in Figure-7.

© 2006-2015 Asian Research Publishing Network (ARPN). All rights reserved.



www.arpnjournals.com

e) Blocks 2 and 7: Parity affine and inverse affine

Lemma 6: Let $\Gamma' = \{\Gamma'_7 \Gamma'_6 \Gamma'_5 \Gamma'_4 \Gamma'_3 \Gamma'_2 \Gamma'_1 \Gamma'_0\}$ be the input of affine in GF(2⁴). The derivation for the predicted parities of block 2 is as follows:

$$\rho_{affine} = \overline{c + b} + \overline{b + e + \Gamma'_{6}} + \overline{a + d + \Gamma'_{1}} + \overline{d + c} + b + e + d$$
(6)

where.

$$\begin{split} a &= \Gamma \, {'}_4 + \Gamma \, {'}_5, \, c = a + \Gamma \, {'}_6, b = \Gamma \, {'}_0 + \Gamma \, {'}_7, \\ d &= \Gamma \, {'}_2 + \Gamma \, {'}_3 \text{ and } e = \Gamma \, {'}_1 + \Gamma \, {'}_5 \end{split}$$




Figure-8. Predicted parity circuit of affine implementation.

Hardware implementation for the predicted parity of block 2, paffine requires 12 XOR gates and four XNOR gates, as shown in Figure-8.

Lemma 7: Let the input of the inverse affine be $\Gamma = \{\Gamma_7 \Gamma_6 \Gamma_5 \Gamma_4 \Gamma_3 \Gamma_2 \Gamma_1 \Gamma_0\}$. The predicted parity of Stage 1 is derived as follows:

$$\begin{split} \rho_{invaffins} &= \overline{\varGamma_2 + \varGamma_5 + \varGamma_7} + \overline{\varGamma_1 + \varGamma_4 + \varGamma_7} + \varGamma_0 + \varGamma_3 + \varGamma_6 + \\ \varGamma_7 &\qquad (7) \end{split}$$

The number of gates needed for implementing the predicted parity of block 7, properties shown in Figure-9 is seven XOR gates and two XNOR gates.

Figure-9. Predicted parity circuit of inverse affine implementation.

DISCUSSIONS

The total area implementation for the fault detection predicted parity block of the S-box/ InvS-box required 49 XORs, six XNORs, nine ANDs, one inverter, two ORs and one NAND gate. Table-1 summarises the

hardware complexities for each of the predicted parities for blocks 1- 7. Table-2 shows a comparison of the total hardware complexities between the proposed predicted parity and S-box/ Inv S-box with design of (Kermani and Masoleh, 2011). Design of (Kermani and Masoleh, 2011) only for S-box and their predicted parity architecture with the same $\phi = \{10\}2$ and $\lambda = \{1000\}2$ as the proposed design. According to the table, the proposed fault detection scheme achieves the lowest core area through the circuit level optimization.

Table-1. Hardware complexities for proposed predicted parity of S-box/ InvS-box.

Block	XOR	XNOR	AND	INV	OR	NAND
1, \rho iso	3	-	-	-	-	-
2, Paffine	12	4	_	-	-	-
3, PStage1	7	3-3	3	1	1	
4, Pinversion	2	1,000	2	1/5/	1	1
5, ρ _{CAB}	15	-	4	-	-	-
6, Pinviso	3	1	-	-	-	12
7, Pinvaffine	7	2	-	-	-	70-0
Total	49	6	9	1	2	1

Table-2. Comparison of total hardware complexities for different predicted parity of S-box/ InvS-box.

Architecture	Area of S-box/ Inv S- box	Area of parity prediction	Total area of S-box/ Inv S-box and parity prediction
Mozaffari and Arash, 2011 *only S-box	122X + 36A	42X + 9A + 3O + 1I	164X + 45A + 3O +1I
Proposed	105X + 38A + 3N + 1O	49X + 9A + 2O +6XN +1I	154X + 47A + 3N + 3O + 6XN + 1I

X = XOR, A = AND, O = OR, I = NOT, N = NAND, XN = XNOR

The proposed fault detection scheme was simulated using 130nm CMOS technology, in the Mentor Graphic environment. The evaluation for single stuck-at errors was carried out to evaluate the fault coverage of the proposed fault detection.

The actual parities for each block of the S-box/InvS-box required an XOR gate to obtain the output parity, to compare with the predicted parity. Furthermore, seven XOR gates are needed to obtain the indication flag, by comparing seven of the predicted blocks with the actual parities. All possible single stuck-at errors were inserted randomly on the input and output nodes of the logic gates of the S-box. Fifty data inputs for the S-box/InvS-box were selected and the correct input of each block was replaced by an erroneous value, corresponding to a stuck-at fault at an input line of each block. The output error is detected by comparing the parity bit with the actual parity of the outputs. All the single faults will result in single errors in an odd number of erroneous bits at its output, and

© 2006-2015 Asian Research Publishing Network (ARPN). All rights reserved.



www.arpnjournals.com

all the possible faults are detected by parity checking at each of the blocks and ends of the S-box/ InvS-box block.

The proposed fault detection was also injected with multiple stuck-at errors, whereby 50 nodes were made faulty for a multiple fault. This simulation proves that the predicted parity fault detection has almost 100% fault coverage at the byte level. For a single stuck-at error, it shows that the faults are covered 99.9 % for both entire SubBytes and inverse SubBytes. For multiple stuck-at errors, a 96% fault coverage resulted, which covers 48 nodes that were identified from the 50 injected nodes in both the S-box and the inverse S-box. Table-3 represents the fault coverage for single and multiple stuck-at errors for the S-box and inverse S-box.

Table-3. Fault coverage for fault detection scheme.

Fault coverage (%)		
99.9		
96		

CONCLUSIONS

In this paper, the new fault detection scheme, based on parity bits, has been developed for the S-box/ Inv S-box architecture. It has been shown that the proposed fault detection scheme, using the new optimum composite field S-box/ InvS-box, has lower complexities and delay overheads than other previous designs. Based on the simulation results, high fault coverage was obtained for the proposed fault detection scheme. This scheme also offers low hardware complexities, which leads to a low cost and low power design estimated about 20uW.

ACKNOWLEDGEMENTS

This research was conducted with financial support by Short Term Grant (STG) Vot Number 1328.

REFERENCES

- [1] Bertoni G., Breveglieri L., Koren I., Maistri P. and Piuri V. 2003. Error analysis and detection procedures for a hardware implementation of the advanced encryption standard. IEEE Transactions on Computers. Vol. 52, pp. 492-505.
- [2] Bousselam K., Di Natale G., Flottes M. and Rouzeyre B. 2010. Evaluation of concurrent error detection techniques on the advanced encryption standard. 2010 IEEE 16th International On-Line Testing Symposium (IOLTS), pp. 223-228.

- [3] Di Natale G., Flottes M. L. and Rouzeyre B. 2007. A Novel Parity Bit Scheme for SBox in AES Circuits. IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS '07, pp. 1-5.
- [4] Jemima Anlet M. J. P. 2012. Parity Based Fault Detection Approach for the Low Power S-Box and Inverse S-Box. International Journal of Computer Technology and Electronics Engineering. Vol. 2, pp. 76-81.
- [5] Karri R., Wu K., Mishra P. and Yongkook K. 2002. Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 21, pp. 1509-1517.
- [6] Mozaffari K. M. and Arash R. M. 2011. A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Vol. 19, pp. 85-91.
- [7] Mozaffari K. M. and Arash R. M. 2007. A Structure-independent Approach for Fault Detection Hardware Implementations of the Advanced Encryption Standard. Workshop on Fault Diagnosis and Tolerance in Cryptography FDTC, pp. 47-53.
- [8] Mozaffari K. M. and Arash R. M. 2006. Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard. 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT '06, pp. 572-580.
- [9] Satoh A., Sugawara T., Homma N. and Aoki T., (2008). High-Performance Concurrent Error Detection Scheme for AES Hardware. Cryptographic Hardware and Embedded Systems – CHES. 5154, pp. 100-112.
- [10] Yen C. H. and Wu B. F. 2006. Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard. IEEE Transactions on Computers. Vol. 55, pp. 720-731.