A MULTI-OBJECTIVE OPTIMIZATION METHODOLOGY APPLIED TO THE LOW-POWER CMOS OPERATIONAL AMPLIFIERS

E. Srinivas¹, N. Balaji² and L. Padma Sree³

¹Department of Electronics and Communication Engineering, JNTU Hyderabad, Telangana, India
²Department of Electronics and Communication Engineering, JNTU K-UCEG Guntur, Andhra Pradesh, India
³Department of Electronics and Communication Engineering, VNRVJIET Hyderabad, Telangana, India

E-Mail: edem.srinivas@gmail.com

ABSTRACT

This paper presents a novel design methodology for optimizing the performance of CMOS op-amp topologies by using Multi-Objective optimization Methodology. This methodology is used to find the optimal transistor dimensions in order to acquire operational amplifier performances for analog and mixed signal circuit applications. The goal is to automatically determine the device size in order to meet the given performance specifications while minimizing the design time, Area, power and cost function. This strongly suggests that the approach is capable of determining the globally optimal solutions to the problem. Accuracy of performance prediction in the sizing program (implemented in MATLAB) is maintained. These operational amplifiers were simulated by using cadence virtuoso spectre circuit simulator in 0.18µm CMOS technology with power supply ±1.8v. In this paper six performances are considered i.e., Open loop Gain(Av), Unity gain bandwidth(UGB), Phase Margin (PM), Slew rate(SR), Area(A) and Power consumption(Pc). Finally a good agreement is observed between the program optimization and electric simulation.

Keywords: CMOS operational amplifiers, transistor dimensions, multi-objective optimization methodology.

1. INTRODUCTION

The design automation of analog CMOS integrated circuits (ICs) is a demanding task in microelectronics industry, because of the crescent necessity for low-power design and reduced time-to-market. Nowadays, most analog sizing designs are done manually - with some aid of simulation tools and equation-based models - and the quality of the resulting circuit is dependent on the expertise of the designer. A system-on-chip (SOC) design has analog and digital parts, each one designed with different methodologies and tools. The analog design time must be compatible with the highly automated digital design time, which employs advanced design automation tools.

The automation of fundamental analog design steps is extremely relevant for the success of a project. The transistor sizing stage is, perhaps, the most difficult to automate due to the large and highly non-linear design space. This stage is time consuming and might induce significant delays relating to time-to-marketing. Nowadays, there is no analog circuit sizing tools fully automatic searching the entire design space and taking advantage of state-of-the-art fabrication technologies. Also, layout generation of analog blocks is error-prone and time demanding.

An analog integrated circuit design is composed by transistors with different gate widths and lengths, requiring complex techniques of layout generation to minimize variations and improve matching. A traditional analog design methodology includes poor automated calculations with electrical models based on first order equations, several iterations of spice simulations and analysis, and full-custom layout generation. The experience of the designer is fundamental for the quality of the resulting design and for the amount of time spent. In general, the entire design space is rarely explored, mainly in transistor weak and moderate inversion regions, which are the most appropriated for power-constrained applications.

The design space for the automatic synthesis of analog CMOS integrated circuits is highly nonlinear. There are tens of free variables in the design of a typical analog integrated block (such as an two-stage op-amp, folded cascode op-amp and telescopic op-amp), related to gate dimensions (W and L), bias currents or inversion levels. As the relation between transistor sizes and circuit specifications (design objectives) is sometimes conflicting, the problem of finding an optimum solution point is difficult to be exactly solvable. Some works have been done in this theme describing the development of tools for analog design automation (ADA), using different meta-heuristics and algorithms (Liu et al., 2009) (Vytyaz et al., 2009). The goal is always the automation of time-consuming tasks and complex searches in highly nonlinear design Analog CMOS Design Automation Methodologies for Low-Power Applications basically all of them can be categorized as equation-based or simulation-based automatic designs.

In the equation-based design strategy, analytical equations are used for modelling device electrical characteristics, such as drain current, inversion level or small-signal parameters. These models are often simplified or manipulated in order to fit certain restrictions imposed by optimization heuristics. The simulation-based strategy is based on results of electrical simulations of the circuit to extract device parameters and design characteristics.

The simulation can be automated and performed several times until reaching the design objective. Both strategies have demonstrated limitations but, together with powerful optimization meta-heuristics, they are very promising for finding near-optimum design solutions in an acceptable computational time. The goal of this text is to
compare two different techniques for automatic sizing of analog integrated amplifiers. The first one exploits the analytical gm/ID methodology, in which the transconductance (gm) to drain current (ID) ratio of the transistors are free variables and gate width and length are defined in terms of the technology independent gm/ID versus ID/(W/L) curve; and the second one is numeric, based on an automated sequence of simulations of a spice net list with W and L as free variables. We employed multi-objective optimization Algorithms (MOGA) as optimization heuristics. Both methodologies were implemented for sizing a power-constrained design of a two-stage op-amp, folded cascade op-amp and telescopic operational amplifier.

2. OP-AMP DESIGN OPTIMIZATION

Operational Amplifiers are the backbone for many analog circuit designs. Op-Amps are one of the basic and important circuits which have a wide application in several analog circuit such as switched capacitor filters, pipelined and sigma delta A/D converter, sample and hold amplifier etc. The speed and accuracy of these circuits depends on the bandwidth and DC gain of the Op-amp. Larger the bandwidth and gain, higher the speed and accuracy of the amplifier. The input stage provides the gain of the operational amplifier. Due to the greater mobility of NMOS device, PMOS input differential pair presents a lower transconductance than a NMOS pair. Thus, NMOS transistor has been chosen to ensure the largest gain required.

2.1 Two-stage op-amp

It consists of two stages in which first is differential stage and second is the gain stage. Output buffer is also used. In CMOS Op-Amp compensation network is used to which a feedback network is applied around the amplifier in virtually all Op-Amp applications. Therefore, to obtain stable performance the amplifier must be compensated. There are many types of compensation network used but we used miller compensation.

a) Open loop DC gain

The open – loop voltage gain is

\[ A_v = \frac{g_{m1}}{g_{ds2} + g_{ds4}} \cdot \frac{g_{m6}}{g_{ds5} + g_{ds6}} \]

b) Unity - Gain bandwidth

The Unity gain bandwidth is given by the expression

\[ GBW = \frac{G_{m1}}{C_c} \]

Where \( C_c \) is compensation capacitor

c) Phase margin

The phase margin is given by the equation

\[ PM = \pm 180 - \tan^{-1}\left(\frac{GBW}{P_1}\right) - \tan^{-1}\left(\frac{GBW}{P_2}\right) - \tan^{-1}\left(\frac{GBW}{z}\right) \]

d) Slew rate

The slew rate is given by

\[ SR = \frac{I_s}{C_c} \]

e) Power consumption

The power consumption is given by

\[ P = (V_{DD} - V_{ss})(I_s + 2I_f) \]

f) Area

\[ \text{Area} = \sum_{i=1}^{11} W_i \cdot L_i \]

2.2 Folded cascode Op-amp

We opt for a “folded cascode” opamp due to its large gain and high bandwidth performances the input stage provides the gain of the operational amplifier. Due to the greater mobility of NMOS device, PMOS input differential pair presents a lower transconductance than carrier a NMOS pair. Thus, NMOS transistor has been chosen to ensure the largest gain required.
(a) **Gain**  
the open-loop voltage gain is given by  
\[ A_v = g_{m1}R_{out} \left( \frac{2 + k}{2 + 2k} \right) \]  
\[ R_{out} = g_{m9}r_{ds9}d_{s14}/\left[ g_{m7}r_{ds7}(r_{ds2}/r_{ds5}) \right] \]  
\[ R_9 = g_{m9}r_{ds9}d_{s15} \]  
\[ k = \frac{g_{m7}r_{ds7}}{g_{m7}r_{ds7}} \]  
Where \( g(gm7 \text{ and } gm9) \) is the transconductance of transistors (M7 and M9) and \( gds \) is the output conductance and \( rds \) is the resistance of the corresponding transistor.

(b) **Unit gain bandwidth**  
The unity-gain bandwidth is given by the expression  
\[ GBW = \frac{g_{m1}}{C_L} \]  
Where \( C_L \) is the load capacitance.

(c) **Phase margin**  
The phase margin of operational amplifier depends on the sum of phase shifts, at the unity-gain frequency, contributed by the non-dominant poles (\( p1 \) and \( p2 \)) and zeros (\( z \))  
\[ PM = \pm180 - \tan^{-1}\left( \frac{GBW}{p1} \right) - \tan^{-1}\left( \frac{GBW}{p2} \right) - \tan^{-1}\left( \frac{GBW}{p3} \right) \]  
Where \( P_1 = g_{m1}/e_a, P_2 = g_{m9}/e_b \) and \( P_3 = g_{m10}/e_c \)

(d) **Slew rate**  
For this operational amplifier, the slew rate is given by  
\[ SR = \frac{I_3}{C_L} \]  
Where \( I3 \) is the current that flows through transistor M3.

(e) **Power consumption**  
the power consumption is given by  
\[ P = (V_{DD} - V_{SS})(I_3 + I_9 + I_{10}) \]

(f) **Area**  
The area \( A \) of the operational amplifier is given by the sum of transistors and capacitors areas:  
\[ Area = \sum_{i=1}^{9} W_iL_i \]

### 2.3 Telescopic cascode Op-amp

Telescopic cascode op-amp, typically has higher frequency capability and consumes less power than the other topologies. All transistor M1-M2, M7-M8 and the tail current source M9 must have atleastVsds, sat to offer good common-mode rejection, frequency response and gain.
3. OPTIMIZATION METHODOLOGY

When only one objective function involves in the problem, it is called single objective optimization, however in most real world problems more than one objective function is required to be optimized, like device sizing of an op-amp and therefore these problems are named multi-objective optimization. And appropriate algorithms are to be used according to the problem in order to get the optimized solutions. Multi Objective Genetic Algorithm (MOGA) is used for this kind of problems as the requirements of many objectives have to be optimized.

MOGA is an extension of the classical GA. The main difference between a conventional GA and a MOGA lies in the assignment of fitness to an individual. The rest of the algorithm is the same as that in a classical GA. In a MOGA, first, each solution is checked for its domination in the population.

Therefore, the use of multiple-objective optimization algorithms is of a great importance to the automatic design of operational amplifier. Accuracy, ease of use, generality, robustness, and reasonable run-time are necessary for a circuit synthesis solution to gain acceptance by using optimization methods. This method uses a program based on multi objective optimization using a genetic algorithm to calculate the optimal transistors dimensions i.e. length and width of an operational amplifier which is used as part of an electronic front-end for signal shaping stage. The method which handles a wide variety of specifications and constraints is extremely fast and results in globally optimal designs. The aim of this work is to design and optimize an operational amplifier circuit in sight of a front-end electronics.

![Design flow](image)

**Figure-4.** Design flow.

Here MATLAB is used to develop the optimization algorithm. Genetic algorithms start with an initial population of randomly generated individuals. Each individual in the population represents a possible solution to the problem of the study. Individuals evolve through successive iterations, called generations. In every generation, each individual in the population is evaluated using a measure of fitness. To pass from one generation $k$ to generation $k + 1$, the following operations are performed. The population is reproduced by good selection where individuals with the best evaluations tend to reproduce more often than those with bad evaluations. Then, the population of the next generation is created by genetic operators.

This population is applied to cross pairs of individuals (parents) of a certain proportion of the population using crossover operator to produce new children. A mutation operator is applied to a certain proportion of the population. Finally, the new individuals are evaluated and incorporated into the population of the next generation and the procedure continues until the stop condition is satisfied several stopping criteria of the algorithm are possible: the number of generations can be fixed a priori or the algorithm can be stopped when the population does not evolve fast enough. Steps involved in solving and designing procedure of Multi Objective Genetic Algorithm.

![Flow chart of GA](image)

**Figure-5.** Flow chart of GA.

4. MEASUREMENT RESULT

Overall output of optimization Algorithm for each topology is tabulated in Table-1 with respect to their input specifications. These transistor dimensions are used in the EDA tools to verify the parameters. In this work Cadence Virtuoso is used for simulation.
Table-1. Transistor dimensions of each topology.

<table>
<thead>
<tr>
<th>Two stage Op-amp</th>
<th>Folded cascode Op-amp</th>
<th>Telescopic Op-amp</th>
</tr>
</thead>
<tbody>
<tr>
<td>Width</td>
<td>Length</td>
<td>Width</td>
</tr>
<tr>
<td>W1=1.79</td>
<td>L1=1.41</td>
<td>L1=1.13</td>
</tr>
<tr>
<td>W2=1.79</td>
<td>L2=1.4</td>
<td>L2=1.13</td>
</tr>
<tr>
<td>W3=6.53</td>
<td>L3=0.98</td>
<td>L3=1.31</td>
</tr>
<tr>
<td>W4=6.53</td>
<td>L4=0.6</td>
<td>L4=0.74</td>
</tr>
<tr>
<td>W5=1.01</td>
<td>L5=0.53</td>
<td>L5=0.61</td>
</tr>
<tr>
<td>W6=40.6</td>
<td>L6=1.29</td>
<td>L6=1.04</td>
</tr>
<tr>
<td>W7=5.18</td>
<td>L7=0.99</td>
<td>L7=0.92</td>
</tr>
<tr>
<td>W8=1.24</td>
<td>L8=0.45</td>
<td>L8=1.04</td>
</tr>
</tbody>
</table>

Figure-6. Schematic of two stage Op-amp.

Figure-7. Simulation result of gain, phase margin and UGF for two stage Op-amp.

From the magnitude and phase plot shown in Figure-7 it can be seen that Gain is 88.05dB, Phase Margin and UGF are calculated at 0dB of Gain which are read as 61.5deg i.e. 180 - 118.5 (from plot) = 61.5deg and 4.56MHz.

Figure-8. Schematic of folded cascode Op-amp.

Figure-9. Simulation result of gain, phase margin and UGF for folded cascode Op-amp.

From the magnitude and phase plot shown in Figure-9 it can be seen that Gain is 76.47dB, Phase Margin and UGF are calculated at 0dB of Gain which are read as 52deg i.e. 180 - 129.6 (from plot) = 52deg and 213.905MHz.
Figure 10. Schematic of telescopic cascode Op-amp.

Figure 11. Simulation result of gain, phase margin and UGF for Telescopic Op-amp.

From the magnitude and phase plot shown in Figure 11 it can be seen that Gain is 41.20dB, Phase Margin and UGF are calculated at 0dB of Gain which are read as 53deg i.e. 180 -127(from plot) = 53deg and 1.53GHz.

Table 2. Comparison of input specifications and final simulation results of three topologies.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Two stage Opamp</th>
<th>Folded cascode Opamp</th>
<th>Telescopic Opamp</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specifications</td>
<td>in MOGA (MATLAB)</td>
<td>Spectre (Cadence)</td>
<td>Specifications</td>
</tr>
<tr>
<td>Gain</td>
<td>80dB</td>
<td>88.05Db</td>
<td>60dB</td>
</tr>
<tr>
<td>Unity Gain Frequency</td>
<td>5MHz</td>
<td>4.65MHz</td>
<td>100MHz</td>
</tr>
<tr>
<td>Slew rate</td>
<td>&gt;5V/µs</td>
<td>7.37v/µs</td>
<td>&gt;100V/µs</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>60deg</td>
<td>61.5deg</td>
<td>60deg</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>≤50µW</td>
<td>26.89µW</td>
<td>≤100µW</td>
</tr>
<tr>
<td>Area</td>
<td>100µm²</td>
<td>76.442 µm²</td>
<td>100µm²</td>
</tr>
<tr>
<td>CMRR</td>
<td>NA</td>
<td>89.15dB</td>
<td>NA</td>
</tr>
</tbody>
</table>

4. CONCLUSIONS

A Multi-Objective optimization methodology is proposed to optimize the performances of three op-amp topologies (i.e. two-stage op-amp, folded cascode op-amp, telescopic op-amp) have been analysed. It has been verified that The automatic tool produced results competitive with human designed topologies and in some cases, followed standard micro power strategies used in transistor biasing circuits with low power consumption and with acceptable value for Gain, Gain Bandwidth (GBW), Phase Margin (PM) and Area have been synthesised. The results prove the effectiveness of the approach in the analog design where the design space is too complicated to be done with the classical methods within a short time. It can be concluded that the proposed approach is efficient and gives promising results for circuits design and optimization problems. The continuation of work involves tackling larger analog circuits, including noise as one as one of the objectives and use this algorithm for communication application, in which a good balance between speed and power consumption has to be achieved.

ACKNOWLEDGEMENTS

The authors express their gratitude to Dr. P. Rajeswar Reddy Chairman Anurag Group of Institutions for providing all the resources and facilities in carrying out this work. They are highly thankful to Prof. K.S.R. Krishna Prasad, NIT Warangal for his valuable suggestions and guidance. They also express thanks to Prof. J.V. Sharma H.O.D ECE Department, friends and colleagues.
REFERENCES


