ABSTRACT

Static Random Access Memory (SRAM) is designed to interface with CPU directly, DSP processors, µprocessors and low-power applications such as handheld devices with long battery life. In order to achieve high-speed performance with low-power, the operating voltage $V_{DD}$ of the SRAM cell is scaled to below 0.8 V. In deep sub-micron CMOS technology, the standard 6T SRAM cell suffers from leakage currents, the stability of the cell, read/write access time and noise transient. Using Dynamic Threshold CMOS (DTMOS) technique, an ultra-low voltage circuit ($V_{DD} \leq 0.6$ V) in which the substrate of nMOS and pMOS transistors are tied together to the gate terminal. The DTMOS technique reduces the leakage power dissipation in standby mode, whereas the area of the cell is increased. The performance of the 6T-SRAM and DTMOS-SRAM cells is decreased with continuous switching transitions $(0 \rightarrow 1, 1 \rightarrow 0)$ of the pull-up and pull-down networks for each bit. We proposed a Hybrid Logic inverter i.e. Pseudo-nMOS-DTMOS based SRAM cell with less energy consumption. The design and implementation of proposed 6T-SRAM cell are compared with standard 6T, Conv. 8T, ST-11T and 6T-DTMOS SRAM cells for 0.3 V supply voltage at 22-nm CMOS technology; which exhibits better performance of the cell. The read and write static noise margin (SNM) of the cell significantly increases, energy consumption of 0.010 fJ and leakage power is 0.02 µW. The layout of the proposed memory cell is drawn in a 45-nm technology, occupies an area of 1.12×greater as compared with 6T-SRAM cell. The layout and performance of the proposed SRAM cell are examined using mentor graphics composer.

Keywords: CMOS digital circuits, energy consumption, low-power techniques, leakage power, SRAM technology, performance comparison.

1. INTRODUCTION

Low power, stability at low-voltage with high packaging density has been the fundamental topics of SRAM outlines in the most recent decade. The blast of the portable electronic market continually encourages structures with less energy consumption [1]. As CMOS technology keeps on scaling, both the supply voltage and the threshold voltage of the MOSFET must be decreased together to accomplish the required throughput. Decreasing the supply voltage successfully diminishes dynamic energy consumption but is accompanied by a sensational increment in leakage power because of the lower threshold voltage of the MOSFET needed to maintain performance. Therefore, for low energy applications, the leakage energy that the framework can endure at last confines the minimum threshold voltage of the MOSFET. Speed, in this manner, benefits little from the size of innovation [2].

It becomes a major problem to $P_{leakage}$ as device (W/L) ratios shrink and $V_T$ drop because it depends on the temperature, (W/L) ratios, $V_{DD}$ and $V_T$. The leakage currents occurred due to reverse-bias PN junction, subthreshold leakage and gate leakage of the CMOS inverter. At lower (< 90-nm) technologies, leakage power is comparable to dynamic power. Some of the popular leakage power reduction techniques are VTCMOS, MTCMOS and DTMOS. VTCMOS requires additional area occupied by the substrate bias control circuit and fabrication of MOSFET devices with different $V_T$ on the same chip is a disadvantage of MTCMOS [3], [4]. To defeat these difficulties, late industry patterns have been slanted towards investigating bigger cell and more colorful SRAM hardware styles in scaled advancements [5]. A viable answer for minimizing active and leakage power is to diminish the supply voltage to operate in the sub-threshold region. In the sub-threshold region, MOSFET's experience the ill effects of short-channel impacts. This is because of the weak channel control in these sub-threshold transistors, which also leads to a greater sensitivity to the process variation in these gadgets. To suppress short-channel impacts and diminish leakage power, various device solutions, including silicon-on-insulator (SOI), fin-shaped field effect transistors (FinFETs) and microelectronic systems (MEMS) were studied [6].

![Figure-1. Existing inverter structures (a) CMOS inverter (b) DTMOS inverter (c) Pseudo-nMOS inverter.](image-url)
Some of the existing inverter structures along with their schematics of 1-bit SRAM cells [7], [8] are shown in Figure-1 and Figure-2. To attain better performance of the cell, maintain the aspect ratio of the transistors in the range given by

\[ 1 \leq \frac{W_p}{W_n} \leq 2 \]  

(1)

where \( W_p \) and \( W_n \) are the widths of the pMOS and nMOS transistors.

Existing architectures of SRAM cell for leakage power reduction are 6T-DTMOS and VTCMOS [8], standard 6T [9], 8T [4], ST-11T [2]. The 6T-SRAM cell suffers from reading and writes access distribution, scaling of CMOS technology, soft errors and stability of the cell at low-voltages. Conventional 8T [9], ST-11T SRAM cells requires more than 1-word line (WL) and 2-bit lines (BLs) for an operation of the cell. With this, the internal wiring capacitance and resistance of the data lines and word lines are larger during charging and discharging. The performance of the cell is degraded with increased propagation delay, increased cell area. Continuous switching transitions (0-to-1 and 1-to-0) of the pull-up and pull-down networks gives rise to charging and discharging of the bit-line and word-line capacitances lead to dynamic power dissipation takes place in 6T-DTMOS SRAM cell.

To overcome these problems, we proposed a Hybrid Logic inverter i.e. Pseudo-nMOS-DTMOS based SRAM cell with less energy consumption is explained in section 2, utilizes 1-WL and 2-BLs for read/write operations as conv. 6T-SRAM cell. Section 3 presents the simulation results and comparisons which determine the read/write access time, read/write power and energy, leakage energy and stability of the cell at low-voltages. Section 4 ended up with a conclusion.

2. PROPOSED HYBRID LOGIC INVERTER (PSEUDO-nMOS-DTMOS) BASED SRAM CELL DESIGN

a) Hybrid logic inverter

The proposed hybrid logic inverter is a combination of two inverter structures i.e. Pseudo-nMOS inverter and DTMOS inverter is shown in Figure-3. The structure of the hybrid logic inverter is same as the Pseudo-nMOS logic, whereas the body terminals of MP1 and MN1 are tied together and connected to the gate terminal i.e. \( V_{IN} \). The schematics of different inverter structures are simulated at supply voltage \( V_{DD} = 0.3 \) V in 22-nm technology and the performance of the hybrid logic inverter is improved by observing the transfer and DC characteristics are shown in Figure-4.
The threshold voltage $V_T$ of the inverter \cite{10} is given by

$$V_T = \frac{k_n}{k_p} (V_{DD} - |V_{T,p}|)$$

(2)

The purpose of a hybrid logic inverter is to overcome the dynamic power dissipation and leakage power dissipation with respect to ultra-low $V_{DD}$ at lower technologies (22-nm). The switching transitions of the inverter are reduced by pull-up network because of pMOS transistor. The gate terminal of MP1 is connected to the ground, so the pMOS transistor is always “ON” \cite{7}. With this, the load capacitance $C_L$ during charging and discharging of the inverter is reduced which is directly proportional to the dynamic power.

To operate the proposed inverter at lower $V_{DD}$ leakage power is comparable to dynamic power. By decreasing the $V_T$ we can achieve higher performance of the circuit. Minimization of $V_T$ leads to significant increase in leakage power. For the reduction of leakage power, the hybrid logic is used as an inverter in the SRAM memory cell for ultra-low voltage circuits.

b) 6T-SRAM cell using hybrid logic inverter

Conventionally an SRAM cell is designed by using two pass transistors and a flip-flop formed by two cross-coupled inverters. A flip-flop is designed by using Hybrid Logic inverter requires 6 Transistors to build a 1-bit SRAM cell is shown in Figure-5. In this circuit, MP1, MN3 and MP2, MN4 form two cross-coupled inverters act as a flip-flop. MP1, MP2 is the load transistors and MN3, MN4 are the storage transistors respectively. MN1, MN2 are two access transistors controlled by the word-line (WL) signal, connected to the complementary bit lines BL and BL and a flip-flop which acts as a transmission gate \cite{3}.

c) Operation of 6T-SRAM cell using hybrid logic inverter

The read/write operation of the memory cell takes place by enabling the WL = ‘1’, WL = ‘0’ hold operation takes place. The complementary bit-lines BL and BL act as input data lines for the write operation, output data lines for the read operation. The operation of the memory cell is as follows: The read/write operation of the cell takes place whenever the WL = ‘1’ is enabled. The data to be composed gets exchanged to the BL and its supplement to BL. For example, if data logic ‘0’ is written to the BL, its complement goes to the $\overline{BL} = ‘1’$. A particular memory cell is selected by enabling the WL = ‘1’; through transistors MN1 and MN2 the data gets transferred and write logic ‘0’ at node A and logic ‘1’ is obtained at node B. The data will remain until it gets altered by other write operation. The memory cell is selected by enabling the WL = ‘1’; the read operation takes place. Assume logic ‘0’ is stored at node A and complement logic ‘1’ at node B. The current flows from $V_{DD}$ to $V_{DD}$ charging through MP1.
and MN1. At the same time, BL discharges to the ground terminal via MN2 and MN4. The stored content is read out from the memory cell to the output. A small voltage difference appears at the differential pair of bit-lines where $BL < \overline{BL}$. Whenever the WL = ‘0’ is disabled, the hold operation takes place [3].

The specifications required for different SRAM cells [2] are compared as shown in Table-1. Here Diff.- Differential, SE-Single Ended, BL-Bit line, WL-Word-Line, RBL-Read bit line, WBL-Word bit line, VGND-Virtual Ground control for floating node.

### Table-1. Comparison of various SRAM cells.

<table>
<thead>
<tr>
<th>SRAM Cell Specifications</th>
<th>6T-CMOS SRAM</th>
<th>Conv. 8T-SRAM</th>
<th>6T-Pseudo-nMOS SRAM</th>
<th>ST-11T</th>
<th>6T-DTMOS SRAM</th>
<th>Proposed 6T-Hybrid Logic SRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Writing/Reading</td>
<td>Diff./Diff.</td>
<td>SE/SE Diff.</td>
<td>Diff./Diff.</td>
<td>SE/SE</td>
<td>Diff./Diff.</td>
<td>Diff./Diff.</td>
</tr>
<tr>
<td>Control signals</td>
<td>1-WL</td>
<td>1-WL</td>
<td>1-WL</td>
<td>1-WL</td>
<td>1-WL</td>
<td>1-WL</td>
</tr>
<tr>
<td>Bit lines</td>
<td>2-BL</td>
<td>2-WBL</td>
<td>2-BL</td>
<td>1-WBL</td>
<td>2-BL</td>
<td>2-BL</td>
</tr>
<tr>
<td>Area ($\mu$m$^2$)</td>
<td>1.05</td>
<td>1.44</td>
<td>1.105</td>
<td>2.02</td>
<td>1.397</td>
<td>1.312</td>
</tr>
</tbody>
</table>

3. SIMULATION RESULTS AND COMPARISONS OF THE CELL

a. Performance of the cell with respect to $V_{DD}$

The proposed SRAM cell using hybrid logic inverter and the standard 6T, 6T-DTMOS SRAM and 6T-Pseudo-nMOS SRAM cells are simulated using mentor graphics at 22-nm technology varying supply voltage $V_{DD}$ from 0.3-0.5 V. The simulated typical timing waveforms using different inverter structures of 1-bit SRAM cell is shown in Figure-6. It denotes x-axis as time (nano-sec) and y-axis as voltage (volts). BL and $\overline{BL}$ are two differential pair of data lines used as input and output signals for write and read operations. The WL is the control signal, whereas $V$ (A) and $V$ (B) represent the output node voltage (each one complement to other) of the flip-flop. With deep submicron technology, degradation of output voltage step logic levels i.e. $V$ (A) and $V$ (B) takes place in 6T-CMOS and 6T-DTMOS. The read access time $T_{RA}$ and write access time $T_{WA}$ of the cell is increased w.r.t supply voltage as explained in section 3(iii) and 3(iv).

The performance of the memory cell mainly depends on the two factors. First one is the internal wiring capacitance and resistance of the data and word lines. The second one is the continuous switching transitions of the two cross-coupled inverters from $V_{DD}$ to the ground takes place in the cell. With this charging and discharging of the capacitance leads to dynamic power dissipation and delay of the cell is increased given by

$$
\tau_{delay} = \frac{2C_L V_{DD}}{\mu C_{ox}} \left( \frac{W}{L} \right) \left( V_{DD} - V_{th} \right)^2
$$

Figure-6. Stimulated timing waveform of the 1-bit SRAM cell using different inverter structures at $V_{DD} = 0.3$ V.
where $C_L$ represents the load capacitance, $V_{DD}$ is the supply voltage, $\mu$ denotes the electron mobility, $C_{ox}$ is the oxide capacitance, $V_T$ is the threshold voltage and $W/L$ denotes the width to length ratio of the MOSFETs [3]. The performance of the cell is improved without any loss of information (data) in terms of output voltage levels using hybrid logic inverter based 6T-SRAM cell. The different SRAM cells are simulated at various supply voltages range from 0.3-1 V. Because of using ultra-low voltage circuits i.e. $V_{DD} \leq 0.6$ V, the performance of the cells are plotted in graphs between 0.3-0.5 V. The minimum $V_{DD}$ required for operating the 1-bit SRAM cell is shown in Table-2.

Table-2. Minimum $V_{DD}$ of different SRAM cells.

<table>
<thead>
<tr>
<th>Cell Type</th>
<th>$V_{DD}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6T</td>
<td>0.33</td>
</tr>
<tr>
<td>Conv 8T</td>
<td>0.33</td>
</tr>
<tr>
<td>ST-11T</td>
<td>0.36</td>
</tr>
<tr>
<td>6T-DTMOS</td>
<td>0.20</td>
</tr>
<tr>
<td>6T-Pseudo-nMOS</td>
<td>0.30</td>
</tr>
<tr>
<td>6T-Hybrid Logic</td>
<td>0.26</td>
</tr>
</tbody>
</table>

b. Area comparison

Whenever the size of the transistors is small, memory size is reduced by a factor of 2, helps us for designing the high packing density of SRAM array. The aspect ratio of the MOSFET devices plays a significant role in the design metrics of the SRAM cell. For settled $V_{DD}$ and frequency, reduction of dynamic power requires minimization of $C_L$, obtained by reducing the area of the cell [11] is given by

$$A = W_p L_p + W_n L_n$$

(4)

To increase the packing density of SRAM array, reduction of cell size is a major concern because of fundamental element occupies more amount of memory area. The layout of the existing ones along with proposed SRAM cell is shown in Figure-7 using 45-nm CMOS technology design rules. The proposed SRAM cell occupies 0.16% of an area more than 6T-CMOS and 6T-Pseudo-nMOS SRAM cells. To the next, it consumes less amount of area of about 0.09%, 0.06% and 0.35% when compared with conv. 8T, 6T-DTMOS and ST-11T. It is observed that the dimensions of the proposed SRAM cell MOSFETs are of smaller geometry which reduces the overall cell area.
c. Read access time ($T_{RA}$) and stability

The $T_{RA}$ is defined as the time duration from the point when WL is activated to which a 50-mV difference is built across the complementary bit-lines BL & BLB [2]. The Figure-8(a) represents the comparison of $T_{RA}$ of various SRAM cells. In the read operation, the Conv. 8T and ST-11T are associated with higher BL capacitance ($C_{BL}$) and having more than 2 BLs resulting higher $T_{RA}$. Even though having smaller $C_{BL}$ and 2 BLs for 6T and 6T-DTMOS, the $T_{RA}$ is higher than the proposed SRAM cells because of continuous switching of transitions takes place between $V_{DD}$ to ground in read path.

The read stability of the memory cell at low-voltages is determined in terms of static noise margin (SNM). The read SNM (RSNM) of an SRAM cell depends on the transistor width modulation. The stability of the SRAM cell depends on the cell ratio and pull-up ratio. Cell ratio is defined as the ratio between the widths of the pull-down transistor to the width of the access transistor. The cell ratio increases, RSNM increases resulting in increased stability of the cell. This leads to increase in an area of the cell. To keep the cell area within the reasonable value, the widths of the cell ratio are in the range given by equation (1). The stability of the write SNM depends on the pull-up ratio. It is defined as the ratio of the width of the pull-up transistor to the width of the access transistor. If pull-up ratio is increased, the driving capability of the data bit to be written (or) flip the state of the cell is difficult. By varying the supply voltage from 0.3 to 0.5V, RSNM is measured using the method suggested [12], [13] in for various SRAM cells are shown in Figure-8(b). Compare to the conv. 8T and ST-11T, the proposed SRAM cell is having sufficiently greater RSNM.
d. Write access time ($T_{WA}$) and ability

The write-access time ($T_{WA}$) is defined as the time duration from the point when WL is activated to which the storage node (to start with a low level) reaches to 90% of $V_{DD}$ value for writing logic ‘1’. In the same way, for writing logic ‘0’ $T_{WA}$ is defined as the time duration from the point when WL is activated to which the storage node (to start with a high level) reaches to 10% of $V_{DD}$ value [14]. The Figure-9 shows the $T_{WA}$ at various supply voltages of SRAM cells. Due to single-ended write operation takes place in ST-11T, a very high $T_{WA}$ for write ‘1’ outlines, whereas other cells are using differential-pair of bit-lines for writing.

The $T_{WA}$ of the proposed SRAM cell is lower than the 6T, Conv. 8T and ST-11T. Because of reduced critical path for writing the data into the cell by minimizing the switching transitions of the pull-up and pull-down networks, in which the delay time or $T_{WA}$ is directly proportional to the $C_L$. In a transient analysis, the noise transient signal is applied to the cell which gives RMS noise of the complementary bit lines is measured using the simulation method suggested in [15]. The Figure-10 represents the write RMS Noise Transient at various supply voltages of SRAM cells.

![Figure-9. Write access time ($T_{WA}$) at various supply voltages of SRAM cells (a) Write 0 (b) Write 1.](image1)

![Figure-10. Write RMS noise transient at various supply voltages of SRAM cells, write 0](image2)

e. Read/write power and energy consumption

The power dissipation is directly proportional to the supply voltage and load capacitance. Delay is reduced by increasing the supply voltage and width of the transistor. This leads to increase of area and power dissipation of the cell. Therefore for better performance of the cell, minimize switching transitions and scale down the technology by maintaining relevant supply voltage and width of the transistor. The maximum read/write power and energy consumed by 6T, Conv. 8T, ST-11T and 6T-DTMOS due to continuous switching of the transitions and having higher $C_{BL}$. The graphs are shown in Figure-11, Figure-12 and Figure-13 represent that the proposed SRAM cell consume less read/write power and energy is observed in the plot due to less $C_{BL}$ of the bit-lines and load capacitance $C_L$ due to switching of the transistors. The write energy consumption of different SRAM cells is obtained by an average of write ‘1’ and write ‘0’ power-delay products (PDP).
Design of SRAM cell at lower technologies w.r.t ultra-low-voltage (≤ 0.6V) is a critical issue in embedded cache memories. The leakage power dissipation is occurred due to cross-coupled inverters of an SRAM cell during the standby mode. In order to reduce the leakage power, the cross-coupled inverters of proposed SRAM cell are built with a hybrid logic inverter, minimum transistor size takes place during both hold ‘0’ and hold ‘1’ state. Among various SRAM cells shown in Figure-14, proposed 6T-SRAM cell consumes less leakage power at all considerable supply voltages. It is observed that 20% to 50% of leakage power is minimized using proposed SRAM cell. The leakage energy consumption of the individual SRAM cells is plotted in Figure-15 for different supply voltages. The maximum and minimum leakage energy consumption is obtained by ST-11T and hybrid logic inverter based 6T-SRAM cell.

Finally, the advantages of the proposed 6T-SRAM cell using hybrid logic inverter are 1. It operates in deep submicron technology using ultra-low voltage circuit.

Figure-11. (a) Read power (b) Read energy consumption at various supply voltages of different SRAM cells.

Figure-12. Write power consumption at various supply voltages of SRAM cells (a) Write 0 (b) Write 1.

Figure-13. Write energy consumption at various supply voltages of different SRAM cells.
In order to replace the DRAM for high-speed applications such as handheld applications and to interface with CPU, SRAM is applicable and more suitable. The leakage and dynamic power reduction take place with minimum \( V_{DD} \) and high-packing density w.r.t proposed SRAM cell. Degradation of output voltage drop occurs at the nodes of A and B in existing cells is rectified in the proposed SRAM cell. The combination of two inverters helps us in reducing the dynamic power with reduced switching transitions w.r.t pseudo-nMOS inverter. Reduction of leakage power is achieved by ultra-low voltage circuit in deep submicron technology.

CONCLUSIONS

This paper presents a Hybrid Logic inverter based 6T-SRAM cell. The performance of the proposed cell is significantly improved RSNM and less leakage energy consumption for applied voltages of considered SRAM cells. The access time during read/write operations are minimized, having lower \( C_{BL} \). The power and energy consumption of the proposed cell is minimized by reducing the switching transitions of the pull-up and pull-down networks. With the help of minimum size of cross-coupled inverters using hybrid logic takes place in the proposed cell, the leakage power is reduced to 20% to 50%. Finally, for implementation of high performance, low-power and high-density SRAM architectures for mobile and storage applications; the essential benefits of the proposed SRAM cell structures could be fully exploited.

REFERENCES


