DESIGN OF SIGNATURE ANALYZER STRUCTURES WITH REQUIRED PROPERTIES

Evgeniy Feofanovich Berezkin

National Research Nuclear University "MEPhI" Kashirskoye shosse, Moscow, Russian Federation

E-Mail: efber@mail.ru

ABSTRACT

A problem of signature analyzer synthesis with required properties is solved for digital schemes compact testing. The main attention is devoted to the issues of eliminating losses of diagnostic information and to simplicity of structural organization. Solutions are based on detecting all error vectors or matrices resulting from failures of diagnostics objects related to the postulated class. Any other error vectors or matrices can be non-detectable and are excluded from consideration. A software implementation of the mathematical model is proposed. Error vectors or matrix detection process visualization aids are given.

Keywords: linear sequential machine, signature analyzer, errors vector, errors matrix.

INTRODUCTION

Self-testing of diagnostics objects (DO) is a maximally self-contained method of embedded diagnostics testing, because the generation of test inputs and analysis of the results of test information are not supported by the system facilities [1]. Actually, any self-testing method is based on test impacts generation and compact representation of test impact passage results. Therefore, the problem of sound selection of embedded equipment parameters is essential for any DO manufacturing process [2, 3].

Currently the need for cost-effective testing systems is increasing due to the enhanced level of integration of computing equipment component base. Therefore, the trend toward decreasing the complexity of diagnostic facilities hardware exists. Built-in test aids are of great importance, for example, in large and extra-large integrated circuits development [3, 4].

The methodology of digital systems diagnosis based on transformation of binary sequences coming to the DO into compact specifications - signatures, comparison of obtained signatures with reference signatures, and corresponding processing of comparison results -- are the essence of signature analysis [5-7]. As a rule, mathematical tools from antinoise coding theory are used as a theoretical apparatus for signature analyzer development. However, theoretical substantiation of the development of hardware signature analyzers (SA) with required properties is most advantageous when based on the mathematical tools of linear sequential machines (LSM) [8].

A classical signature analyzer is in principle unable to detect all possible combinations of errors. Some part of them will never appear at the DO output, and therefore there is no need to detect them. The following task is posed in this paper: to build a simple signature analyzer that would detect all DO errors caused by the faults from the postulated class.

A LINEAR SEQUENTIAL MACHINE AS A SIGNATURE ANALYZER

Processes in LSM with l-inputs, m-outputs, and n-memory elements (Figure-1) are described by linear system of state equations and linear system of output equations, which appear as follows in matrix form:

$$S^{t+1} = AS^{t} + BU^{t},$$

$$Y^{t} = CS^{t} + DU^{t},$$

where

$$A = \left\|a_{ij}\right\|_{n \times n}, B = \left\|b_{ij}\right\|_{n \times l}, C = \left\|c_{ij}\right\|_{m \times n}, D = \left\|d_{ij}\right\|_{m \times l}$$

the characteristic matrices.

Input U^{t} , output, Y^{t} and S^{t} LSM state at a time moment t are specified in the form of corresponding column vectors $U^{t} = \left\|u_{i}^{t}\right\|_{l}, Y^{t} = \left\|y_{i}^{t}\right\|_{m}, S^{t} = \left\|s_{i}^{t}\right\|_{n}$.

Figure-1. The structure of a linear sequential machine.

The structure of LSM is described by the matrix of the connection A of memory elements, in which every element a_{ii} is defined as follows:



$$a_{ij} = \begin{cases} 0, & \\ & \text{if the output of the } j \text{-th memory element is} \\ 1, & \\ & \text{connected to the input of the } i \text{-th memory} \\ & \text{element;} \\ & \text{otherwise.} \end{cases}$$

Other matrices can be interpreted similarly, matrices which set links between inputs and memory elements (B), between memory elements and outputs (C), and between inputs and outputs (D).

It is expedient to implement the analysis of DO responses l with the outputs for test input under conditions of limited resources for additionally introducing hardware, by connecting LSM l with inputs (Figure-2), and this will serve as the signature analyzer.




Figure-2. Diagnostics object with signature analyzer.

When DO testing is complete, SA memory element states will be equal to modulo two sum of the reference signature $R_{\rm st} \oplus R_{\rm er}$ error signature $R_{\rm st} \oplus R_{\rm er}$. At that, a failure will be revealed if $R_{\rm er} \neq 0$.

A method of deriving signatures and proof of the effectiveness of their use are essential here, i.e. the possibility of detecting errors with an acceptable probability after compression of binary sequences. It is known that the probability of not detecting an error P_{ud} in a sequence of interchangeable logical states at DO output (l = 1) is equal to [1, 9]: $P_{ud} = \frac{2^{N-n} - 1}{2^N - 1}$, where N - is the length of the sequence, n - is the number of

SA digits (N >> n). In other words, compressing a long sequence into a short signature is associated with diagnostics information loss.

It is proposed to exclude recognition ambiguity inherent to compact testing, as follows. It is necessary to build LSM that detects the entire set of error vectors (l=1) or matrices $(l \ge 2)$ of DO response to the control test which are caused by the specification of failures from the postulated class. Of course, there is no need to reveal vectors or matrices of errors which cannot appear at DO outputs in principle.

A SIGNATURE ANALYZER WITH REQUIRED PROPERTIES

Let there be an l-output digital network, and a sequence of tests consisting of N binary sets comprising a full test for it; i.e., ensuring the appearance of any fault from the postulated class at the network outputs $S = \{s_v\}, v = \overline{1, M}$.

Let us name the matrix of the v-th error caused by a fault $s_v \in S$ as $E^v = \left[e_{ij}^v\right]$ $i = \overline{1, l}$; $j = \overline{0, N-1}$, in which each element e_{ij}^v is defined as follows:

$$e_{ij}^{\nu} = \begin{cases} 0 & \text{if at the } j \text{ -th set of input sequence the object} \\ & \text{response that is in the } \nu \text{ -th technical state,} \\ 1 & \text{coincides with a reference response at the} \\ i \text{ -th output;} \\ & \text{otherwise.} \end{cases}$$

An error vector is a special case of an error matrix when l = 1. Let's represent error matrix also in the following form:

$$E^{\nu} = \left| E_{N-1}^{\nu} E_{N-2}^{\nu} ... E_{j}^{\nu} ... E_{0}^{\nu} \right|,$$

where

$$E_{j}^{v} = \left| e_{1j}^{v} \quad \dots \quad e_{ij}^{v} \quad \dots \quad e_{lj}^{v} \right|^{T}, \ j = \overline{0, N-1} \ .$$

A task solving algorithm includes steps which description is essentially a proof of the justifiability of ideas laid out as the basis of the suggested approach:

A. We shall present $E^{\nu}, \nu = \overline{1,M}$ matrices in a vector form using conjugation ε^{ν} by columns operation, in such a manner that E_j^{ν} transforms into $E_j^{\nu^T}$ for all $j = \overline{0, N-1}$ (the process is shown at Figure-3) $\varepsilon^{\nu} = \left| E_{N-1}^{\nu^T} E_{N-2}^{\nu^T} \dots E_j^{\nu^T} \dots E_0^{\nu^T} \right|, \nu = \overline{1,M}$. As a result, the vectors ε^{ν} take the form

Figure-3. Principle of vector formation ε^{v}



B. We shall search for a polynomial $\xi_0(x) = x^n + C_1 x^{n-1} + \dots + C_n$, of degree *n* that is not a divider of polynomials

 $e_{l(N-1)}^{\nu} + e_{(l-1)(N-1)}^{\nu} \cdot x + \dots + e_{20}^{\nu} \cdot x^{(lN-2)} + e_{10}^{\nu} \cdot x^{(lN-1)}$ of vectors $\varepsilon^{\nu}, \nu = \overline{1, M}$.

The polynomial $\xi_0(x)$ is searched for by simple enumeration, starting from the simplest polynomial x+1 of degree n=1 until the required nondivisibility condition is met.

C. We construct for the polynomial $\xi_0(x)$ an accompanying matrix

$$A_{\xi_0(x)} = \begin{vmatrix} C_1 & C_2 & \dots & C_{n-1} & C_n \\ 1 & 0 & \dots & 0 & 0 \\ 0 & 1 & \dots & 0 & 0 \\ 0 & 0 & \dots & 1 & 0 \end{vmatrix}$$

and a column vector $B = \begin{bmatrix} 1 & 0 & \dots & 0 \end{bmatrix}^T$ which fully characterizes a single channel LSM. It is evident that the accompanying matrix $A_{\xi_0(x)}$, which sets links between memory elements, describes an LSM, to which a feedback shift register corresponds.

At that, it should be remembered that $\xi_0(x)$ is a characteristic polynomial of $A_{\xi_0(x)}$ matrix, i.e. $\xi_0(x) = \det |A_{\xi_0(x)} + x \cdot \mathbf{I}|$. A single channel LSM feedback polynomial $g(x) = 1 + C_1 x + ... + C_n x^n$ is related to $\xi_0(x)$ as follows

$$g(x) = \xi_0 \left(\frac{1}{x}\right) x^n.$$

D. We compute the characteristic matrices of the l-th channel analog of a single-channel LSM (for l = 1 the equalities $\overline{A} = A$ and $\overline{B} = B$ are true), which possesses completely the same properties as the single-channel LSM:

$$\overline{A} = A_{\xi_0(x)}^l ,$$

$$\overline{B} = \begin{vmatrix} A_{\xi_0(x)}^{l-1} \cdot B & \dots & A_{\xi_0(x)} \cdot B & B \end{vmatrix} .$$

The detailed argumentation of these relations is given in [8]. Matrices C and D are of no principal

significance for signature analysis and are not considered here.

E. We shall synthesize an l -channel LSM which is described by the characteristic matrices

$$\overline{A} = \left\|\overline{a}_{ij}\right\|_{n \times n}$$
 and $\overline{B} = \left\|\overline{b}_{ij}\right\|_{n \times l}$

that will be an SA with the required properties.

Example. The complete verification test for double digital selector-**multiplexor** SN74153N includes the following sets:

Y(0) *Y*(1) *Y*(2) *Y*(3) *Y*(4) *Y*(5) *Y*(6) *Y*(7)

	a	0	0	1	1	1	0	0	$1 \rho_1$
	b	1	0	1	1	0	1	0	$0 \rho_2$
и _	С	0	1	1	0	1	1	0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
11 ₈ –	d	1	1	0	1	0	0	0	$1 \rho_4$
	e	1	1	0	1	0	0	0	$1 \rho_5$
	f	0	0	1	0	1	1	1	$0 \rho_{6}$

Let's build a signature analyzer for SN74153N that detects 18 error vectors conditioned by 22 single constant faults:

1.1	00000	00	10.	00	110	011	
2.0	010000	00	11.	11	001	100	
3.0	01000	00	12.	00	000	110	
4. (00100	00	13.	00	001	111	
5.0	000010	00	14.	01	100	000	
6. (000001	00	15.	00	010	010	
7.0	00000	10	16.	01	001	000	
8.0	00000	01	17.	10	010	110	
9). 1111	0000	1	8.	011	0100	1

The complete DO test is built using the Rot d - algorithm, and these error vectors are obtained using digital simulation with introduction of possible faults [10].

So, we find a characteristic polynomial $\xi_0(x) = x^4 + x + 1$, to which a feedback polynomial $g(x) = 1 + x^3 + x^4$ corresponds, and build a matrix

	0	0	1	1	
4	1	0	0	0	
$A_{\xi_0(x)} =$	0	1	0	0	
	0	0	1	0	

$$=A_{\xi_0(x)}$$
 and

$$\overline{B} = \begin{bmatrix} 1 & 0 & \dots & 0 \end{bmatrix}^T$$
, we build a single-channel SA (Figure-4) that detects all error vectors caused by the faults from the postulated class without exceptions.

matrices \overline{A}





Figure-4. Signature analyzer for SN74153N.


VISUALIZATION OF A SIGNATURE ANALYZER OPERATING PROCESS


The software implementation of mathematical models of DO with arbitrary configuration and structure (Figure-5), which was developed by the author in the DELPHI 7.0 programming environment using the hypertext help systems on-line documentation HTML Help Workshop, confirms the validity of the functioning of the developed algorithms. Step by step observation of error vectors or error matrix detection process in the software model allows assuring visually that the terminal state of SA memory elements differs from the null state,

i.e. $R_{\rm er} \neq 0$.


Screen forms of SA synthesis for final results for digital networks derived using the software model are shown at Figure-6 for illustration purposes.








Построение генерат Работа Справочная с		ов свертки			
Работа Справочная с Общие сведения		Математическое описание	Результат синтеза		
Искомый много	член				
	ξ₀($\mathbf{x}) = 1 + \mathbf{x} + \mathbf{x}^4$		Построить	
1-я сопровожда	ющая матрица				
$\mathbf{A}_{\xi,(\mathbf{x})} = \left\ \begin{array}{c} 0 & 0 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{array} \right\ $			$\overline{\mathbf{A}} = \mathbf{A} = \left\ \begin{array}{c} 0 & 0 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{array} \right\ $		
2-я сопровожда	ющая матрица				
В	$= \left \begin{array}{c} 1\\0\\0\\0\\0 \end{array} \right $	$\overline{\mathbf{B}} =$	1 0 0 0 0		








Figure-6. Results of the synthesis of a signature analyzer structure:

a - single-channel SA; b - multi-channel SA

CONCLUSIONS

Thus, the algorithm developed for building a signature analyzer that detects all faults from the postulated class permits synthesis of single-channel and multi-channel LSM structures that are simple in implementation, and free from ambiguity in identification of the technical state of diagnostics objects.

Furthermore, technical implementation of a diagnostics process using signature analysis with required properties of complex digital systems becomes fairly simple. This fact allows decreasing substantially the requirements for testing staff proficiencies, and to reduce significantly the total tests cost.

REFERENCES

[1] Goryashko A.P. 1987. Sintez diagnostiruemyh skhem vychislitel'nyh ustrojstv [Synthesis diagnosed circuits computing devices] / A.P. Goryashko. - M.: Nauka [The science]. p. 288.

[2] Brglez F. 1984. On Testability Analysis of Combinational Networks. in Proc. of the International Symp. on Circuits and Systems. pp. 220-225.

- [3] Khade R., Gourkar S. 2013. Fault Testing of CMOS Integrated Circuits Using Signature Analysis Method. International Journal of Application or Innovation in Engineering & Management (IJAIEM). 2(5): 73-82.
- [4] Litikov I.P. 1990. Kol'cevoe testirovanie cifrovyh ustrojstv [Circuit testing of digital devices]/ I.P. Litikov. - M.s: Energoatomisdat. p. 157.
- [5] Goessel M., Chakrabarty K., Ocheretnij V. 2004. A Signature Analysis Technique for the Identification of Failing Vectors with Application to Scan-BIST. Journal of Electronic Testing: Theory and Applications. 20: 611-622.
- [6] David R. 1984. Signature Analysis of Multi-Output Circuits. in Proc. of the International Fault-Tolerant Computing Symp. pp. 366-371.
- [7] Kinoshita K. and Saluja K.K. 1986. Built-In Testing of Memory Using an On-Chip Compact Testing Scheme. IEEE Trans. on Computers. C-35(10): 862-870.
- [8] Gill A. Linejnye posledovatel'nostnye mashiny. Analiz, sintez i primenenie [Linear Sequential Circuits. Analysis, Synthesis and Applications]: Per. s angl. / Pod red. [Trans.with Eng./Ed.] Y. Z. Cypkina. - M.: Nauka, 1974, p. 288.
- [9] Hassen S.Z. and McCluskey E.J. 1984. Increased Fault Coverage Through Multiple Signatures. in Proc. of the International Fault-Tolerant Computing Symp. pp. 354-359.
- [10] Berezkin E.F. Nadezhnost' i tekhnicheskaya diagnostika sistem: Uchebnoe posobie [Reliability and technical diagnostics systems: The manual] / E.F. Berezkin. - M.: NRNU MEPhI, 2012. Ser. Biblioteka jadernogo universiteta [The library of nuclear university]. p. 244.