



DESIGN AND ANALYSIS OF A SEPIC CONVERTER FOR PV APPLICATIONS

D. Vinodini, S. Hema, S. R. Akshaya and K. Fathima

Electrical and Electronics Engineering, VELTECH, Chennai, Tamil Nadu, India

E-Mail: vinodini27@gmail.com

ABSTRACT

This paper presents analysis and design of a SEPIC Converter. Operation of the single ended primary inductor converter (SEPIC) is analyzed, leading to mathematical expressions that can be used to design the converter. The SEPIC converter allows a range of dc voltage to be adjusted to maintain a constant voltage output. SEPIC converter is used to overcome the limitation of conventional buck boost converter like inverted output, pulsating input current, high voltage stress make it unreliable for wide range of operation. MATLAB simulation is being used to validate the method and show the effectiveness of the design.

Keywords: DC-DC converter, SEPIC converter.

1. INTRODUCTION

Circuits run best with a steady and specific input. Controlling the input to specific sub-circuits is crucial for fulfilling design requirements. AC-AC conversion can be easily done with a transformer; however dc-dc conversion is not as simple. Diodes and voltage bridges are useful for reducing voltage by a set amount, but can be inefficient. Voltage regulators can be used to provide a reference voltage. Additionally, battery voltage decreases as batteries discharge which can cause many problems if there is no voltage control. The most efficient method of regulating voltage through a circuit is with a dc-dc converter. There are 5 main types of dc-dc converters. Buck converters can only reduce voltage, boost converters can only increase voltage, and buck-boost, Cúk, and SEPIC converters can increase or decrease the voltage. A DC-DC converter with a high voltage gain is desirable in many modern applications, such as a front-end stage for fuel cell and solar cell, an HID lamp ballast for automobiles, and a power supply for computer servers in telecommunication industry.

Some applications of converters only need to buck or boost the voltage and can simply use the corresponding converters. However, sometimes the desired output voltage will be in the range of input voltage. When this is the case, it is usually best to use a converter that can decrease or increase the voltage. Buck-boost converters can be cheaper because they only require a single inductor and a capacitor. However, these converters suffer from a high amount of input current ripple. This ripple can create harmonics; in many applications these harmonics necessitate using a large capacitor or an LC filter. This often makes the buck-boost expensive or inefficient. Another issue that can complicate the usage of buck-boost converters is the fact that they invert the voltage. Cúk converters solve both of these problems by using an extra capacitor and inductor. However, both Cúk and buck-boost converter operation cause large amounts of electrical stress on the components, this can result in device failure or overheating. SEPIC converters solve both of these problems.

2. ANALYSIS OF SEPIC

2.1 Operation of SEPIC converter

The Schematic diagram for a basic SEPIC is shown in Figure-1. The SEPIC converter exchanges energy between the capacitors and inductors in order to convert from one voltage to another. The amount of energy exchanged is controlled by switch S_1 , which is typically a transistor such as a MOSFET. MOSFETs offer much higher input impedance and lower voltage drop than BJT, and do not require biasing resistors as MOSFET switching is controlled by differences in voltage rather than a current, as with BJTs.




Figure-1. Schematic of SEPIC converter.

----- Current flow, S_1 open
 _____ Current flow, S_1 closed

When switch S_1 is turned on, current I_{L1} increases and the current I_{L2} goes more negative. (Mathematically, it decreases due to arrow direction.) The energy to increase the current I_{L1} comes from the input source. Since S_1 is a short while closed, and the instantaneous voltage V_{L1} is approximately V_{IN} , the voltage V_{L2} is approximately $-V_{C1}$. Therefore, the capacitor C_1 supplies the energy to increase the magnitude of the current in I_{L2} and thus increase the energy stored in L_2 .

When switch S_1 is turned off, the current I_{C1} becomes the same as the current I_{L1} , since inductors do not allow instantaneous changes in current. The current I_{L2} will continue in the negative direction, in



fact it never reverses direction. It can be seen from the diagram that a negative I_{L2} will add to the current I_{L1} to increase the current delivered to the load. Using KCL it can be shown that $I_{D1} = I_{C1} - I_{L2}$. It can then be concluded, that while S1 is off, power is delivered to the load from both L2 and L1. C1, however is being charged by L1 during this off cycle, and will in turn recharge L2 during the on cycle.

Because the potential (voltage) across capacitor C1 may reverse direction every cycle, a non-polarized capacitor should be used. However, a polarized tantalum or electrolytic capacitor may be used in some cases, [2] because the potential (voltage) across capacitor C1 will not change unless the switch is closed long enough for a half cycle of resonance with inductor L2, and by this time the current in inductor L1 could be quite large.

The capacitor C_{IN} is required to reduce the effects of the parasitic inductance and internal resistance of the power supply. The boost/buck capabilities of the SEPIC are possible because of capacitor C1 and inductor L2. Inductor L1 and switch S1 create a standard boost converter, which generates a voltage (V_{S1}) that is higher than V_{IN} , whose magnitude is determined by the duty cycle of the switch S1. Since the average voltage across C1 is V_{IN} , the output voltage (V_O) is $V_{S1} - V_{IN}$. If V_{S1} is less than double V_{IN} , then the output voltage will be less than the input voltage. If V_{S1} is greater than double V_{IN} , then the output voltage will be greater than the input voltage.

2.2 Design calculation of SEPIC converter

a) Duty cycle consideration

For a SEPIC converter operating in a continuous conduction mode (CCM), the duty cycle is given by:

$$D = \frac{V_{out} + V_D}{V_{in} + V_{out} + V_D} \quad [1]$$

Where, V_D is the forward voltage drop of the diode D1. The maximum duty cycle is:

$$D_{max} = \frac{V_{out} + V_D}{V_{IN} (min) + V_{out} + V_D} \quad [2]$$

b) Inductor selection

A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 40% of the maximum input current at the minimum input voltage. The ripple current flowing in equal value inductors L1 and L2 is given by:

$$\Delta I_L = I_{IN} \times 40\% = I_{OUT} \times \frac{V_{out}}{V_{min}} \times 40\% \quad [3]$$

The inductor value is calculated by

$$L1 = L2 = L = \frac{V_{in} (min)}{\Delta I_L f_{sw}} \times D_{max} \quad [4]$$

f_{sw} is the switching frequency and D_{max} is the duty cycle at the minimum V_{in} . The peak current in the inductor, to ensure the inductor does not saturate, is given by:

$$\begin{aligned} I_{L1} \text{ peak} &= I_{out} \times \frac{V_{out} + V_D}{V_{in} (min)} \times \left(1 + \frac{40\%}{2}\right) \\ I_{L2} \text{ peak} &= I_{out} \times \left(1 + \frac{40\%}{2}\right) \end{aligned} \quad [5]$$

If L1 and L2 are wound on the same core, the value of inductance in the equation above is replaced by 2L due to mutual inductance. The inductor value is calculated by:

$$L1 = L2 = \frac{L}{2} = \frac{V_{in} (min)}{2 \times \Delta I_L \times f_{sw}} \times D_{max} \quad [6]$$

c) Power MOSFET selection

The parameters governing the selection of the MOSFET are the minimum threshold voltage $V_{th}(min)$, the on resistance $R_{DS}(ON)$, gate-drain charge Q_{GD} , and the maximum drain to source voltage, $V_{DS}(max)$. Logic level or sub logic-level threshold MOSFETs should be used based on the gate drive voltage. The peak switch voltage is equal to $V_{in} + V_{out}$. The peak switch current is given by:

$$I_{Q1} (peak) = I_{L1} (peak) + I_{L2} (peak) \quad [7]$$

The RMS current through the switch is given by:

$$I_{Q1} (rms) = I_{OUT} \sqrt{\frac{(V_{OUT} + V_{IN} (min) + V_D) \times (V_{OUT} + V_D)}{V_{IN}^2 (min)}}$$

The MOSFET power dissipation P_{Q1} is approximately:

$$\begin{aligned} P_{Q1} &= I_{Q1(max)}^2 \times R_{DS(ON)} \times D_{max} + V_{IN(min)} \\ &+ V_{out} \times I_{Q1(peak)} \times \frac{Q_{GD} \times f_{sw}}{IG} \end{aligned} \quad [8]$$

P_{Q1} , the total power dissipation for MOSFETs includes conduction loss (as shown in the first term of the above equation) and switching loss as shown in the second term. IG is the gate drive current. The $R_{DS} (ON)$ value should be selected at maximum operating junction temperature and is typically given in the MOSFET data sheet. Ensure that the conduction losses plus the switching losses do not exceed the package ratings or exceed the overall thermal budget.

d) Output diode selection

The output diode must be selected to handle the peak current and the reverse voltage. In a SEPIC, the diode peak current is the same as the switch peak current $I_{Q1} (peak)$. The minimum peak reverse voltage the diode must withstand is:

$$V_{RD1} = V_{IN(max)} + V_{out(max)} \quad [9]$$



Similar to the boost converter, the average diode current is equal to the output current. The power dissipation of the diode is equal to the output current multiplied by the forward voltage drop of the diode. Schottky diodes are recommended in order to minimize the efficiency loss.

e) SEPIC coupling capacitor selection

The selection of SEPIC capacitor, C_s , depends on the RMS current, which is given by

$$I_{cs(rms)} = I_{OUT} \times \sqrt{\frac{V_{out} + V_D}{V_{in(min)}}} \quad [10]$$

The SEPIC capacitor must be rated for a large RMS current relative to the output power. This property makes the SEPIC much better suited to lower power applications where the RMS current through the capacitor is relatively small (relative to capacitor technology). The voltage rating of the SEPIC capacitor must be greater than the maximum input voltage. Tantalum and ceramic capacitors are the best choice for SMT, having high RMS current ratings relative to size. Electrolytic capacitors work well for through-hole applications where the size is not limited and they can accommodate the required RMS current rating. The peak-to-peak ripple voltage on C_s (assuming no ESR):

$$\Delta V_{Cs} = \frac{I_{OUT} \times D_{max}}{C_s \times f_{sw}} \quad [11]$$

A capacitor that meets the RMS current requirement would mostly produce small ripple voltage on C_s . Hence, the peak voltage is typically close to the input voltage.

f) Output capacitor selection

In a SEPIC converter, when the power switch Q1 is turned on, the inductor is charging and the output current is supplied by the output capacitor. As a result, the output capacitor sees large ripple currents. Thus the selected output capacitor is,

$$C_{out(rms)} = I_{OUT} \times \sqrt{\frac{V_{out} + V_D}{V_{in(min)}}} \quad [12]$$

The ESR, ESL, and the bulk capacitance of the output capacitor directly control the output ripple. As shown in Figure-4, assume half of the ripple is caused by the ESR and the other half is caused by the amount of capacitance. Hence,

$$ESR \leq \frac{V_{ripple} \times 0.5}{I_{L1(peak)} + I_{L2(peak)}} \quad [13]$$

$$C_{out} \geq \frac{I_{OUT} \times D}{V_{ripple} \times 0.5 \times f_{sw}} \quad [14]$$

The output cap must meet the RMS current, ESR and capacitance requirements. In surface mount applications, tantalum, polymer electrolytic, and polymer

tantalum, or multi-layer ceramic capacitors are recommended at the output.

g) Input capacitor selection

Similar to a boost converter, the SEPIC has an inductor at the input. Hence, the input current waveform is continuous and triangular. The inductor ensures that the input capacitor sees fairly low ripple currents. The RMS current in the input capacitor is given by:

$$I_{Cin(rms)} = \frac{\Delta I L}{\sqrt{12}} \quad [15]$$

The input capacitor should be capable of handling the RMS current. Although the input capacitor is not so critical in a SEPIC application, a 10 μF or higher value, good quality capacitor would prevent impedance interactions with the input supply.

3. SIMULATION RESULTS

The open loop SEPIC converter is analyzed and the circuits are given in Figures 2 and 3 and 4.




Figure-2. Open loop simulation of SEPIC converter.




Figure-3. Simulation result for proposed SEPIC converter.




Figure-4. Output voltage ripple of SEPIC converter.

4. CONCLUSIONS

The analysis and simulation of SEPIC converter has been carried out using MATLAB. The resistances in the inductors and the capacitors can also have large effects on the converter efficiency and ripple. Inductors with lower series resistance allow less energy to be dissipated as heat, resulting in greater efficiency (a large portion of the input power being transferred to the load). It is hoped that these techniques will contribute to future development of low-power converters operating over wide ranges and extreme high frequencies to meet the increasing demands of modern portable electronics for PV applications.

REFERENCES

- [1] Jaw-Kuen Shiau, Min-Yi Lee, Yu-Chen Wei and Bo-2014. Circuit Simulation for Solar Power Maximum Power Point Tracking with Different Buck- Converter Topologies, *Energies*. 7: 5027-5046.
- [2] Reeto Jose. K, Anisha Shivanandan, Vani Venugopal. 2015. V, DC-DC SEPIC Converter Topologies, *Int. Jnl. of Research in Engg. and Technology*. 04(05): 20-23.
- [3] Venkatanarayanan S. and M. Saravanan. 2014. portional-integral Control for SEPIC Converter, *Research Jnl. of Applied Sciences, China*. 3(3): 262-288.
- [4] Wael A. Salah, Dahaman Ishak, Basem Abu Zneid, Int. Amir Abu_Al_Aish, Mohd Shawal Jadin and Anees. 2015. Implementation of PWM control strategy for torque ripples reduction in brushless DC motors, *Electr Eng*. 97: 239-250.
- [5] Falin Jeff. 2013. Designing DC/DC converters based on SEPIC topology 2008, Texas Instruments. <<http://www.ti.com/lit/an/snva168e/snva168e.pdf>>
- [6] Dr. Ridly, Ray. 2017. Analyzing the Sepic Converter. 2006, Ridley Engineering. <http://www.switchingpowermagazine.com/downloads/Sepic%20Analysis.pdf>
- [7] Durán E. Sidrach-de-Cardona M. Galán, J. Andújar J.M. Comparative Analysis of Buck-Boost Converters used to obtain I-V Characteristic Curves of Photovoltaic Modules. April 2014 <<http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04592243>>
- [8] Newlin DJS, Ramalakshmi R, Rajasekaran S. A. 2013. Performance comparison of interleaved boost converter and conventional boost converter for renewable energy application. *International Conference on Green High Performance Computing*. pp. 1-6. Crossref.