



A LOW-POWER 10-BIT 250MS/s BINARY WEIGHTED CURRENT STEERING DAC FOR HIGH SPEED COMMUNICATION SYSTEMS

E. Srinivas and B. Jhansi Rani

Department of ECE, Anurag University, Hyderabad, India

E-Mail: srinivasece@anurag.edu.in

ABSTRACT

In this paper, a high-performance low power 10-Bit, 250 MS/s Binary weighted Current steering DAC is presented. With the advent of high performance (in terms of speed, power and area) digital circuits, the need for data converters with high accuracy and speed for various kinds of applications, has attracted the attention of scientists and technologists all over the world. Constant efforts are being put in to miniaturize the data converters from the point of low power and less area. This proposed Digital to Analog Converter (DAC) is designed using 180nm CMOS Technology for High Speed Communication Systems. The architecture follows Binary weighted current steering technique. This technique is used because; it has a high conversion rate and good linearity. The proposed circuit uses binary-weighted current steering architecture rather than segmentation because this structure achieves a high Spurious-Free Dynamic Range (SFDR) at the high clock frequency. Current steering does not require a buffer because it uses a load resistor directly for the current. The Digital to Analog Converter is designed and implemented in 0.18 μ m CMOS process with supply voltage of 1.8v. The power consumption achieved is 19.79 μ m & Best SFDR(dB)_{@F_{in}(MHz)} is 68@11.23.

Keywords: Op-amp, current steering, binary-weighted, low power digital-analog converter, SFDR, resolution.

1. INTRODUCTION

In most of the electronic systems the input and output signals are analog in nature. Hence there are analog processing devices like amplifiers as input and output devices. However most of the modifications to be carried out on the input signals before obtaining the outputs are carried out in digital domain. Therefore, there is a need to convert the analog input signals into digital signals at the input end, and after processing them in the digital domain; they have to be converted back into analog signals in most of the applications. The circuits that convert analog signals to digital signals are known as A/D Converters and the circuits that convert digital signals to analog signals are called D/A Converters (DACs) [1, 2].

The penetration of electronics into areas like computers, communications, instrumentation and embedded systems such as mobile phones, camcorders, HDTVs has given rise to the need for DACs with stringent requirements. The requirements span over features like high accuracy, linearity, reliability, high speed, low power and so on. There are various approaches adopted to achieve specific characteristics like Power, Speed and accuracy. In General, low power consumption can be reduced by lowering the supply voltage provided to the DAC [3].

Nowadays Digital to Analog converter and analog to digital converter is high in demand for so many applications such as digital TVs, Computer systems, etc. There are many ways to implement digital to analog converters including active and passive components. But, using these types of components consumes large chip size and large amounts of power. So, these types of digital to analog converters have not been preferred though they have good linearity. Digital to analog converter is a process of converting digital signal into analog signal.

These types of digital converters are used in music players, Tv's, and mobile phones for the conversion of digital data streams into analog audio signals and in televisions and mobile phones to display color images. There are two types of digital to analog converters such as binary weighted resistor type and R-2R type converters. The conversion speed is lower for R-2R DAC when compared to binary weighted type DAC. Binary weighted resistor DAC uses operational amplifier as a summing amplifier and also uses transistors to switch between reference voltage V_{ref} and ground. i.e., high and low terminals. For the data converters, conversion speed should be very fast. When compared to the R-2R DAC the construction and analysis is simple in binary weighted current steering DAC. The current steering DAC architectures help in keeping the load current (i.e. current drawn by the DAC) constant, and in achieving a higher speed of operation the power drawn can be minimized by choosing a low value of current for LSB.

2. Related Work

2.1 DAC Architectures

The block diagram of the digital to analog converter (DAC) is shown in Figure-1, i.e., the input to the digital to analog converter is the binary number and the output of a digital to analog converter is the analog voltage or current signal. The design of an 8-bit 20 GS/s DAC implemented using SiGe technology has also been presented by Haider [15]. This DAC is implemented with a modified segmented current steering architecture where the LSB sub-DAC is implemented with a R-2R ladder. In the design of the binary weighted current steering DAC, a new heterojunction bipolar transistor (HBT) ROM based thermometer decoder architecture has been used.




Figure-1. General Block Diagram of DAC.




Figure-2. Symbol of Op-amp.

So, the proposed circuit uses Binary Weighted current steering architecture for designing digital to analog converter and to achieve high spurious free dynamic range. Thus, they have the advantage of higher speed and low power consumption. Current steering technique has advantages like high accuracy, high resolution, small chip area and is easily compatible with any CMOS process Technology. The binary-weighted current steering technology offers very high speed when compared to R-2R DAC. So, it is used almost in any field.

2.2 Operational Amplifier (Op-Amp)

The operational amplifier is defined as it a process of amplifying the difference in voltage between two terminals. In Figure-3, the operational amplifier consists of two terminal inputs such as non-inverting terminal input denoted with positive (+) symbol and another one inverting terminal input denoted with negative symbol (-). In the proposed circuit, the input is connected to the non-inverting terminal input. The operational amplifier is used in designing binary weighted current steering digital to analog converter because an op-amp provide low power, high gain and good performance.

2.3. 4-bit Binary Weighted Current Steering DAC

The four-bit digital to analog converter is designed using binary weighted current steering technique with the help of an operational amplifier and one feedback resistor. For this circuit, the current steering technique

uses NMOS transistors as shown in Figure-4. Here in this Figure-4, the 4 input bits i.e., D0, D1, D2, D3 are connected to the inverting terminal of an Operational amplifier by connecting all the left side of the NMOS transistors. The right side all the NMOS transistors are connected to the non inverting terminal of an op amp.




Figure-3. Current steering architecture.

The current steering DAC architectures help in keeping the load current (i.e. current drawn by the DAC) constant, and in achieving a higher speed of operation. The power drawn can be minimized by choosing a low value of current for LSB. The input voltage $V_{i/p}=1V$ is given to the another NMOS transistor with the current source value $i_{dc}=0.5\mu A$. The transistor width and length values are considered as width= $5\mu A$ and length= $180nm$. The output power was obtained as $11.65\mu W$ by using this current steering technique when the supply voltage is considered to be $1.8V$.




Figure-4. 4-bit binary weighted current steering DAC.

2.4 8-bit Binary Weighted Current Steering DAC

The 8-bit digital to analog converter is designed using binary weighted current steering technique with the help of an operational amplifier and one feedback resistor. For this circuit, the current steering technique uses NMOS transistors as shown in Figure-5. Here in this Fig.5, the 8 input bits i.e., D0, D1,.....D7 is connected to the inverting terminal of an Operational amplifier by connecting all the left side of the NMOS transistors. The right side all the NMOS transistors are connected to the non inverting terminal of an op amp.

The input voltage $V_{i/p}=1V$ is given to another NMOS transistor with the current source value $i_{dc}=1\mu A$. The output power was obtained as $12.54\mu W$ by using this



current steering technique when the supply voltage is considered to be 1.8V.




Figure-5. 8-bit Binary Weighted Current Steering DAC.

3. Proposed 10-bit Binary Weighted Current Steering DAC Architecture

The 10-bit digital to analog converter is designed using binary weighted current steering technique with the help of an operational amplifier and one feedback resistor. For this circuit, the current steering technique uses NMOS transistors as shown in Figure-6. Here in Figure-6, the 10 input bits i.e., D0, D1,.....D9 are connected to the inverting terminal of an Operational amplifier by connecting all the left side of the NMOS transistors. The right side all the NMOS transistors are connected to the non inverting terminal of an op amp. The input voltage Vi/p=1V is given to another NMOS transistor with the current source value idc=5µA. The output power was obtained as 19.79µW by using this current steering technique when the supply voltage is considered to be 1.8V.




Figure-6. Block diagram of 10-bit binary weighted current steering DAC.

In Figure-6, the proposed circuit is designed by using operational amplifier. For the two stages operational amplifier the gain is observed to be 81.07dB. In the circuit, the inputs i.e. D0, D1,.....D9 are given to the op-amp and the feedback resistance used in the circuit is to minimize the power consumption. The proposed circuit was designed with the current steering technique with current source value given as idc=5µA is observed to optimize power consumption.

The proposed circuit is operated with the help of an operational amplifier and with the binary weighted current steering digital to analog converter technique with the less power consumption.

The operational amplifier obtained the gain of 81.07dB. The 10 bits i.e., D0, D1 ...D9 with the input voltage Vin is given to the operational amplifier by using current steering technique. The feedback resistance Rf is given from the output to the positive terminal of an op-amp. In this proposed circuit, the two stage operational amplifier is used as a summing amplifier which gives a weighted sum of the binary input based on the reference voltage denoted as Vref. For the four bit digital to analog converter, the relationship between the output voltage Vout and the given binary input is calculated by using the formula as,

$$V_{out} = -V_{ref} \cdot \frac{R_f}{R} \left[\frac{d_1}{2^1} + \frac{d_2}{2^2} + \dots + \frac{d_n}{2^n} \right] \dots \dots \dots [1]$$

In the Equation [1], the negative sign in the analog output is due to the connection of a summing amplifier which inverts the polarity i.e., when the analog output is connected to the summing amplifier it takes the input as positive, as it inverted the polarity from Negative to Positive.

An n-bit DAC is calculated by using the formula as,

$$V_{out} = -V_{ref} \frac{R_f}{R} \sum_{i=1}^n \frac{a_i}{2^i} \dots \dots \dots [2]$$

The parameters for the proposed circuit were analyzed using current steering technique. For the 10-bit binary weighted current steering DAC the power value is obtained as 19.79µW when the supply voltage is given as 1.8V and the current source value is given as idc=5µA. For the 8 bit binary weighted current steering DAC the power value is obtained 12.54µW when the supply voltage is given as 1.8V and the current source value is given as idc =1µA. For the 4-bit binary weighted current steering DAC the power value was obtained as 11.65µW when the supply voltage value is given as 1.8V and the current source value is given as idc=0.5µA.

4. RESULTS AND DISCUSSIONS

The simulated result for the 10-bit binary weighted current steering DAC is shown in Figure-7. The simulated waveform consists of 10 bit inputs. The output is verified by doing the theoretical calculations for the input bits. The output voltage value is obtained as 1.8v when the input voltage is given as 0 to 2.5V. For example, In 8-bit DAC, when the input is considered as 1100 1100, the theoretical output is 0.79V where the simulated output obtained is 0.8V.




Figure-7. Schematic of 8-bit binary weighted current steering DAC.




Figure-8. Waveforms for the 8-bit binary weighted current steering DAC.




Figure-9. Schematic of 10-bit binary weighted current steering DAC.




Figure-10. Schematic of 10-bit binary weighted current steering DAC.




Figure-11. Waveforms for the 10-bit binary weighted current steering DAC.

In this, the 10 bit binary weighted current steering DAC is designed using 180nm technology. Here the result is compared with the binary weighted resistor DAC. The operating voltage is given as 1.8V for both the technologies. In this work, the output is calculated by using binary weighted current steering technique. The obtained result is compared with the weighted resistor DAC. The weighted resistor DAC is designed using an operational amplifier and one feedback resistor. The circuit of weighted resistor DAC is designed with the help of two 4 bit DACs and one 2 bit DAC. The power obtained in 10 bit DAC is $150.9\mu\text{W}$ using binary weighted resistor DAC and the power value is obtained as $19.79\mu\text{W}$ using



binary weighted current steering DAC. Hence, the power consumption obtained is less in binary weighted current

steering DAC when compared with the binary weighted resistor DAC.

Table-1. Desired specifications.

| Parameter | Specifications |
|-------------------|----------------------------------|
| Technology | 180nm |
| Operating voltage | 1.8V |
| Resolution | 10bit |
| Technique | Binary weighted current steering |
| Power consumption | $\leq 20\mu\text{W}$ |
| SFDR | $>60\text{dB}$ |
| Gain | $\geq 70\text{dB}$ |

Table-2. Comparison of this work with other works.

| Parameters | Binary weighted Resistor DAC | Binary Weighted Current Steering DAC |
|---------------------------------|------------------------------|--------------------------------------|
| Resolution(bits) | 10 | 10 |
| Supply Voltage (V) | 1.8V | 1.8V |
| DNL/INL(LSB) | 0.48/0.38 | 0.25/0.19 |
| Best SFDR(dB)@ f_{in} (MHZ) | 45@5 | <u>68@11.23</u> |
| Power Consumption(μ Watts) | 150.9 | 19.79 |
| Technology(μm) | 0.18 | 0.18 |
| Chip Area(mm) | 2.8 | 2.44 |
| FOM($\times 109$) | 1,712 | 11,636 |

5. CONCLUSIONS

In this paper, 10-bit Digital to Analog converter is designed by using Binary Weighted current steering technique. The power consumption in 10-bit Binary weighted current steering DAC was observed to be $19.79\mu\text{W}$ and in 8-bit, it was observed to be $12.54\mu\text{W}$ and in 4-bit, it was observed to be $11.65\mu\text{W}$. Even though 4-bit was observed to be consuming less power, 10-bit operation is chosen in this design in order to obtain high resolution and SFDR because when the SFDR is high, the power consumption will be less. Here the proposed work is compared with the binary weighted resistor DAC in order to observe less power consumption and best SFDR. Hence the proposed circuit is used in the applications of data converters because of high speed and less power consumption. Further, the obtained parameters can be improved for better performance by increasing the higher order designs.

ACKNOWLEDGMENTS

The authors would like to thank the Anurag University- ECE R&D Lab.

REFERENCES

- [1] D. Johns and K. Martin. 1997. Analog integrated circuit design. John Wiley & Sons, ISBN: 0-471-14448-7.
- [2] J. Baker, H. Li and D. Boyce. 1998. CMOS - circuit design, layout, and simulation. IEEE Press, ISBN 0-7803-3416-7.
- [3] D.A. Mercer. 2007. Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18- μm CMOS. Solid-State Circuits, IEEE Journal of. 42(8): 1688-1698.
- [4] Chueh-Hao Yu, Ching-Hsuan Hsieh, Tim-Kuei Shia and, Wen-Tzao Chen. 2008. A 90nm 10-bit 1GS/s current-steering DAC with 1-V supply voltage. VLSI Design, Automation and Test, 2008. VLSI-DAT 2008. IEEE International Symposium on. pp. 255-258.
- [5] Takeshi Uedo, Takafumi Yamaji and Tetsuro Itakura. 2005. A 1.2-V 12-bit 200MSample/s current-steering



- D/A Converter in 90-nm CMOS. IEEE Custom Integrated Circuits Conference (CICC). pp. 26-4-1 - 26-4-4.
- Microwaventegrated Circuit Conference, 2008. EuMIC 2008. pp. 147-150.
- [6] Chueh-Hao Yu, Wen-Hui Chen, Day-Uei Li and Wan-Ju Huang. 2007. A 1V 10-Bit 400MS/s current-steering D/A converter in 90nm CMOS. International Symposium on VLSI Design, Automation & Test (VLSI-DAT). pp. 148-151.
- [7] Jing Cao, Haiqing Lin, Yihai Xiang, Chungpao Kao and Ken Dyer. 2006. A 10-bit 1GSam-ple/s DAC in 90nm CMOS for embedded applications. IEEE Custom Integrated Cir-cuits Conference (CICC). pp. 165-168.
- [8] P. Palmers, Xu Wu, and M. Steyaert. 2007. A 130 nm CMOS 6-bit full nyquist 3GS/s DAC. IEEE Asian Solid-State Circuits Conference, ASSCC '07. pp. 348-351.
- [9] T. Chen, P. Geens, G. Van der Plas, W. Dehaene and G. Gielen. 2004. A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL. Proceeding of the 30th European Solid-State Circuits Conference, ESSCIRC 2004, pp. 167-170.
- [10] G.A.M. van Der Plas, J. Vandenbussche, W. Sansen, M.S.J. Steyaert and G.G.E. Gie-len. 1999. A 14-bit intrinsic accuracy Q2 random walk CMOS DAC. IEEE J. Solid-State Circuits. 34(12): 1708-1718.
- [11] Ling Yuan, Weining Ni, Yin Shi and F.F. Dai. 2007. A 10-bit 2GHz Current-Steering CMOS D/A Converter. IEEE International Symposium on Circuits and Systems, ISCAS 2007. pp. 737-740.
- [12] M. J. Flanagan, G. A. Zimmerman. 1995. Spur-Reduced Digital Sinusoid Synthesis. IEEE Transaction on Communication. 43: 2254-2262.
- [13] D. C. Larson. 1998. High Speed Direct Digital Synthesis Techniques and Applications. Proceedings of GaAs IC Symposium. pp. 209-212.
- [14] S. Haider and H. Gustat. 2007. A 30 GS/s 4-Bit Binary Weighted DAC in SiGeBiCMOS Technology. Bipolar/BiCMOS Circuits and Technology Meeting, 2007. BCTM '07. IEEE, pp. 46-49, Sept. 30 2007.
- [15] S. Halder, H. Gustat, C. Scheytt and A. Thiede. 2008. A 20 GS/s 8-Bit Current Steering DAC in 0.25 μ m SiGeBiCMOS Technology. European